## **DEVICE DESCRIPTION**

The 2141 is produced with HMOS, a new high-performance MOS technology which incorporates on-chip substrate bias generation to achieve high-performance. This process, combined with new design ideas, gives the 2141 its unique features. Both low power and ease-of-use have been obtained in a single part. The low-power feature is controlled with the Chip Select input, which is not a clock and does not have to be cycled. Multiple read or write operations are possible during a single select period. Access times are equal to cycle times, resulting in data rates up to 8.3 MHz for the 2141-2. This is considerably higher performance than for clocked static designs.

Whenever the 2141 is deselected, it automatically reduces its power requirements to a fraction of the active power, as shown in Figure 1. This is achieved by switching off the power to unnecessary portions of the internal peripheral circuitry. This feature adds up to significant system power savings. The average power per device declines as system size grows because a continually higher portion of the memory is deselected. Device power dissipation asymptotically approaches the standby power level, as shown in Figure 2.




FIGURE 1. ICC WAVEFORM.




FIGURE 2. AVERAGE DEVICE DISSIPATION VS. MEMORY SIZE.

There is no functional constraint on the amount of time the 2141 is deselected. However, there is a relationship between deselect time and Chip Select access time. With no compensation, the automatic power switch would cause an increase in Chip Select access time, since some time is lost in repowering the device upon selection. A feature of the 2141 design is its ability to compensate for this loss. The amount of compensation is a function of deselect time, as shown in Figure 3. For short deselect times. Chip Select access time becomes slower than address access time, since full compensation typically requires 60ns. For longer deselect times, Chip Select access time actually becomes faster than address access time because the compensation more than offsets the time lost in powering up. The spec accounts for this characteristic by specifying two Chip Select access times, tacs1 and tacs2.




FIGURE 3. t<sub>ACS</sub> VS. DESELECT TIME.

The power switching characteristic of the 2141 requires more careful decoupling than would be required of a constant power device. It is recommended that a  $0.1\mu F$  ceramic capacitor be used on every other device, with a  $22\mu F$  to  $47\mu F$  bulk electrolytic decoupler every 32 devices. The actual values to be used will depend on board layout, trace widths and duty cycle. Power supply gridding is recommended for PC board layout. A very satisfactory grid can be developed on a two-layer board with vertical traces on one side and horizontal traces on the other, as shown in Figure 4.





FIGURE 4. PC LAYOUT.

## TYPICAL D.C. AND A.C. CHARACTERISTICS




**A.C. CHARACTERISTICS**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = +5V \pm 10\%$ , unless otherwise noted.

### WRITE CYCLE


Symbol	Parameter	214 Min.	1-2 Max.	2141- Min.	3/L-3 Max.	2141- Min.	4/L-4 Max.	2141- Min.	·5/L-5 Max.	Unit
twc	Write Cycle Time	120		150		200		250		ns
tcw	Chip Selection to End of Write	110		135		180		230		ns
taw	Address Valid to End of Write	110		135		180		230		ns
tas	Address Setup Time	0		0		0		0		ns
twp	Write Pulse Width	60		60		60		75		ns
twn	Write Recovery Time	10		15		20	·	20		ns
tow	Data Valid to End of Write	50		60		60		75		ns
tDH	Data Hold Time	5	***	5		5		5		ns
twz	Write Enabled to Output in High Z	10	70	10	80	10	80	10	80	ns
tow	Output Active from End of Write	5		5		5		5		ns

### **WAVEFORMS**

## WRITE CYCLE #1 (WE CONTROLLED)



## WRITE CYCLE #2 (CS CONTROLLED)



Note: 1. If  $\overline{\text{CS}}$  goes high simultaneously with  $\overline{\text{WE}}$  high, the output remains in a high impedance state.

### A.C. CHARACTERISTICS


 $T_A = 0$ °C to 70°C,  $V_{CC} = +5V\pm10$ %, unless otherwise noted.

#### **READ CYCLE**


Symbol	Parameter	214 Min.	1-2 Max.	2141- Min.	3/L-3 Max.	2141 Min.	4/L-4 Max.	2141- Min.	·5/L-5 Max.	Unit
tac	Read Cycle Time	120		150		200		250		ns
taa	Address Access Time		120		150		200		250	ns
tacs1[1]	Chip Select Access Time	1	120		150		200		250	ns
tacs2[2]	Chip Select Access Time		130		160		200		250	ns
tон	Output Hold from Address Change	10		10		10		10		ns
t <sub>LZ</sub> [3]	Chip Selection to Output in Low Z	30		30		30		30		ns
tHZ <sup>[3]</sup>	Chip Deselection to Output in High Z	0	60	0	60	0	60	0	60	ns
tpu	Chip Selection to Power Up Time	0		0		0		0		ns
tpp	Chip Deselection to Power Down Time		60		60		60		60	ns

### **WAVEFORMS**

## READ CYCLE NO. 1 [4,5]



## READ CYCLE NO. 2 $^{[4,6]}$



#### Notes:

- 1. Chip deselected for greater than 55ns prior to selection.
- 2. Chip deselected for a finite time that is less than 55ns prior to selection. (If the deselect time is 0ns, the chip is by definition selected and access occurs according to Read Cycle No. 1.)
- 3. At any given temperature and voltage condition, thz max is less than tLz min both for a given device and from device to device.
- 4. WE is high for Read Cycles.
- 5. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
- 6. Addresses valid prior to or coincident with  $\overline{\text{CS}}$  transition low.

### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias	10°C to 85°C
Storage Temperature	65°C to +150°C
Voltage on Any Pin With	
Respect to Ground	1.5V to +7V
Power Dissipation	1.2W
D.C. Output Current	20mA

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0$ °C to 70°C,  $V_{CC} = +5V \pm 10\%$  unless otherwise noted.

Symbol	Parameter	Min.	141-2/-: Typ. <sup>[1]</sup>			2141-4/-! Typ. <sup>[1]</sup>			1L-3/L-4 Typ. <sup>[1]</sup>		Unit	Conditions
ILI	Input Load Current (All Input Pins)		0.01	10		0.01	10		0.01	10	μА	V <sub>CC</sub> =Max., V <sub>IN</sub> = GND to V <sub>CC</sub>
llol	Output Leakage Current		0.1	10		0.1	10		0.1	10	μΑ	CS=V <sub>IH</sub> , V <sub>CC</sub> =Max., V <sub>OUT</sub> =GND to 4.5V
Icc	Operating Current		45	70		40	55		30	40	mA	V <sub>CC</sub> =Max., $\overline{CS}$ =V <sub>IL</sub> , Outputs Open
Isa	Standby Current			20			12			5	mA	V <sub>CC</sub> =Min. to Max., <del>CS</del> =V <sub>IH</sub>
IPO (2)	Peak Power-On Current			40			30			18	mA	V <sub>CC</sub> =GND to V <sub>CC</sub> Min <del>CS</del> =Lower of V <sub>CC</sub> or V <sub>IH</sub> Min.
VIL	Input Low Voltage	-1.0		0.8	-1.0		0.8	-1.0		8.0	V	
ViH	Input High Voltage	2.0		6.0	2.0		6.0	2.0		6.0	٧	
Vol	Output Low Voltage			0.4			0.4		-	0.4	٧	I <sub>OL</sub> = 8.0mA
Vон	Output High Voltage	2.4			2.4			2.4			٧	I <sub>OH</sub> = -4.0mA
los <sup>[3]</sup>	Output Short Circuit Current	-120		120	-120		120	-120		120	mA	V <sub>OUT</sub> =GND to V <sub>CC</sub>

Notes: 1. Typical limits are at  $V_{CC} = 5V$ ,  $T_A = \pm 25^{\circ}C$ , and specified loading.

2. ICC exceeds ISB maximum during power-on, as shown in Graph 7. A pull-up resistor to Vcc on the CS input is required to keep the device deselected; otherwise, power-on current approaches Icc active.

3. Duration not to exceed one minute.

### A.C. TEST CONDITIONS


GND to 3.5 Volts
10 nsec
1.5 Volts
1 TTL Load plus 100pF

## CAPACITANCE [4]

 $T_A = 25^{\circ}C$ , f = 1.0MHz

Symbol	Parameter	Max.	Unit	Conditions
CIN	Input Capacitance	5	рF	$V_{IN} = 0V$
Соит	Output Capacitance	6	рF	V <sub>OUT</sub> = 0V

Note 4. This parameter is sampled and not 100% tested.



# 2141 4096 X 1 BIT STATIC RAM

	2141-2	2141-3	2141-4	2141-5	2141L-3	2141L-4	2141L-5
Max. Access Time (ns)	120	150	200	250	150	200	250
Max. Active Current (mA)	70	70	55	55	40	40	40
Max. Standby Current (mA)	20	20	12	12	5	5	5

- HMOS Technology
- Industry Standard 2147 Pinout
- Completely Static Memory No Clock or Timing Strobe Required
- **Equal Access and Cycle Times**
- Single +5V Supply

- Automatic Power-Down
- Directly TTL Compatible All Inputs and Output
- Separate Data Input and Output
- Three-State Output
- High Density 18-Pin Package

The Intel® 2141 is a 4096-bit static Random Access Memory organized as 4096 words by 1-bit using HMOS, a high-performance MOS technology. It uses a uniquely innovative design approach which provides the ease-of-use features associated with non-clocked static memories and the reduced standby power dissipation associated with clocked static memories. To the user this means low standby power dissipation without the need for clocks, address setup and hold times, nor reduced data rates due to cycle times that are longer than access times.

 $\overline{\text{CS}}$  controls the power-down feature. In less than a cycle time after  $\overline{\text{CS}}$  goes high — deselecting the 2141 — the part automatically reduces its power requirements and remains in this low power standby mode as long as  $\overline{\text{CS}}$  remains high. This device feature results in system power savings as great as 85% in larger systems, where the majority of devices are deselected.

The 2141 is placed in an 18-pin package configured with the industry standard pinout, the same as the 2147. It is directly TTL compatible in all respects: inputs, output, and a single +5V supply. The data is read out nondestructively and has the same polarity as the input data. A data input and a separate three-state output are used.

