

# 256 BIT FULLY DECODED RANDOM ACCESS MEMORY

- Access Time -- Typically Below
   650 nsec 1101A1, 850 nsec 1101A
- Low Power Standby Mode
- Low Power Dissipation -- Typically less than 1.5 mW/bit during access
- Directly DTL and TTL Compatible
- Three-state Output --OR-tie Capability

- Simple Memory Expansion -- Chip Select Input Lead
- Fully Decoded -- On Chip Address Decode and Sense
- Inputs Protected -- All Inputs Have Protection Against Static Charge
- Ceramic and Plastic Package --16 Pin Dual In-Line Configuration

The 1101A is an improved version of the 1101 which requires only two power supplies (+5V and -9V) for operation. The 1101A is a direct pin for pin replacement for the 1101.


The Intel 1101A is a 256 word by 1 bit random access memory element using normally off P-channel MOS devices integrated on a monolithic array. It uses fully dc stable (static) circuitry and therefore requires no clocks to operate.


The 1101A is designed primarily for small buffer storage applications where high performance, low cost, and ease of interfacing with other standard logic circuits are important design objectives. The unit will directly interface with standard bipolar integrated logic circuits (TTL, DTL, etc.) The data output buffers are capable of driving TTL loads **directly**. A separate chip select ( $\overline{CS}$ ) lead allows easy selection of an individual package when outputs are OR-tied.

For applications requiring a faster access time we recommend the 1101A1 which is a selection from the 1101A and has a guaranteed maximum access time of 1.0 µsec.

The Intel 1101A is fabricated with silicon gate technology. This low threshold technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.







# **Absolute Maximum Ratings**(1)

Temperature Under Bias

0°C to 70°C

Storage Temperature

-65°C to +160°C

All Input or Output Voltages with Respect to the Most

Positive Supply Voltage, V<sub>CC</sub>

+0.5V to −20V

Supply Voltages V<sub>DD</sub> and V<sub>D</sub> with Respect to V<sub>CC</sub>

-20V

Power Dissipation

1WATT

## **D.C. and Operating Characteristics**

 $T_A$  = 0°C to 70°C,  $V_{CC}$  = 5V  $\pm$  5%,  $V_{DD}$  = -9V  $\pm$  5%,  $V_D$  = -9V  $\pm$  5%, unless otherwise specified

SYMBOL	TEST	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	CONDITIONS
I <sub>L1</sub>	INPUT LOAD CURRENT (ALL INPUT PINS)	÷	<1.0	500	nA	V <sub>IN</sub> = 0.0 V
I <sub>LO</sub>	OUTPUT LEAKAGE CURRENT		<1.0	500	nA	$V_{OUT} = 0.0 \text{ V}, \overline{CS} = V_{CC} - 2$
I <sub>DD1</sub>	POWER SUPPLY CURRENT, $V_{DD}$		13	19	mΑ	$T_A = 25^{\circ}C$
I <sub>DD2</sub>	POWER SUPPLY CURRENT, $V_{ m DD}$			25	mA	T <sub>A</sub> = 0°C Continuous
l <sub>D1</sub>	POWER SUPPLY CURRENT, V <sub>D</sub>		12	18	- mA	$T_A = 25^{\circ}C$ , Operation $I_{OL} = 0.0 \text{ mA}$
I <sub>D2</sub>	POWER SUPPLY CURRENT, V <sub>D</sub>			24	mA	$T_A = 0^{\circ}C,$
V <sub>IL</sub>	INPUT "LOW" VOLTAGE	-10		V <sub>CC</sub> -4.5	V .	
<b>V</b> IH(3)	INPUT "HIGH" VOLTAGE	V <sub>CC</sub> -2		V <sub>CC</sub> +0.3	V	
l <sub>OLI</sub>	OUTPUT SINK CURRENT	3.0	8		mA	$V_{OUT} = +0.45 \text{ V}, T_A = +25 ^{\circ}\text{C}$
l <sub>OL2</sub>	OUTPUT SINK CURRENT	2.0			mA	$V_{OUT} = +0.45 \text{ V}, T_A = +70^{\circ}\text{C}$
I <sub>CF</sub>	OUTPUT CLAMP CURRENT		6	13	mA	$V_{OUT} = -1.0 V$
Іоні	OUTPUT SOURCE CURRENT	-3.0	-8		mA	$V_{OUT} = 0.0 \text{ V}, T_A = +25 ^{\circ}\text{C}$
I <sub>OH2</sub>	OUTPUT SOURCE CURRENT	-2.0	<b>-7</b>		mA	$V_{OUT} = 0.0 \text{ V}, T_A = +70^{\circ}\text{C}$
V <sub>OL</sub>	OUTPUT "LOW" VOLTAGE			+0.45	V	I <sub>OL</sub> = 2.0 mA
V <sub>OH</sub>	OUTPUT "HIGH" VOLTAGE	+3.5	+4.9		V	$I_{OH} = -100\mu A$
C <sub>IN</sub> (4)	INPUT CAPACITANCE (ALL INPUT PINS)		7	10	pF	$V_{IN} = V_{CC}$
C <sub>OUT</sub> (4)	OUTPUT CAPACITANCE		7	10	рF	$V_{OUT} = V_{CC}$
C <sub>V</sub> (4)	V <sub>D</sub> POWER SUPPLY CAPACITANCE		20	35	pF	$V_D = V_{CC}$

Note 1: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: Typical values are at nominal voltages and  $T_A = 25$  °C.

Note 3: A TTL driving the 1101A, 1101A1 must have its output high  $\geq V_{CC}-2$  even if it is loaded by other bipolar gates.

Note 4: This parameter is periodically sampled and is not 100% tested.



# **A.C.** Characteristics $T_A = 0^{\circ}C$ to 70°C, $V_{CC} = 5V \pm 5\%$ , $V_D = -9V \pm 5\%$ , $V_{DD} = -9V \pm 5\%$

#### **READ CYCLE**

SYMBOL	TEST		MIN.	TYP.	MAX.	UNIT
	Bood Cycle	1101A	1.5			μsec
t <sub>RC</sub>	Read Cycle	1101A1	1.0			µsec
	Address to Chip	1101A			1.2 <sup>(1)</sup>	µsec
t <sub>AC</sub>	Select Delay	1101A1			0.7 <sup>(1)</sup>	µsec
	t <sub>A</sub> Access Time	1101A		0.85	1.5	µsec
t <sub>A</sub>		1101A1		0.65	1.0	µsec
t <sub>OH</sub>	Previous Read Data Valid	:	0.05			μsec

#### WRITE CYCLE


t <sub>WC</sub>	Write Cycle	0.8	μsec
t <sub>WD</sub>	Address to Write Pulse Delay	0.3	μsec
t <sub>WP</sub>	Write Pulse Width	0.4	hsec
t <sub>DW</sub>	Data Set up Time	0.3	µsec
t <sub>DH</sub>	Data Hold Time	0.1	µsec

#### CHIP SELECT AND DESELECT


t <sub>CW</sub>	Chip Select Pulse Width	0.4			μsec
t <sub>cs</sub>	Access Time Through Chip Select Input		0.2	0.3	μsec
t <sub>CD</sub>	Chip Deselect Time		0.1	0.3	μsec


#### **CONDITIONS OF TEST:**

Input pulse amplitudes: 0 to 5V, Input pulse rise and fall time: 10 nsec. Speed measurements referenced to 1.5V levels (unless otherwise noted). Output load is 1 TTL gate and  $C_L$  = 20 pF; measurements made at output of TTL gate ( $t_{PD} \le 10$  nsec)




#### CHIP SELECT AND DESELECT





#### POWER SWITCHING OF VD



Note 1: Maximum value for t<sub>AC</sub> measured at minimum read cycle.



# **Absolute Maximum Ratings**(1)

Temperature Under Bias

0°C to 70°C

Storage Temperature

 $-65^{\circ}$ C to  $+160^{\circ}$ C

All Input or Output Voltages with Respect to the Most

Positive Supply Voltage, V<sub>CC</sub>

+0.5V to -20V

Supply Voltages V<sub>DD</sub> and V<sub>D</sub> with Respect to V<sub>CC</sub>

-20V

**Power Dissipation** 

1 WATT

## **D.C. and Operating Characteristics**

 $T_A$  = 0°C to 70°C,  $V_{CC}$  = 5V  $\pm$  5%,  $V_{DD}$  = -9V  $\pm$  5%,  $V_D$  = -9V  $\pm$  5%, unless otherwise specified

SYMBOL	TEST	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	CONDITIONS
ILI	INPUT LOAD CURRENT (ALL INPUT PINS)		<1.0	500	nA	V <sub>IN</sub> = 0.0 V
ILO	OUTPUT LEAKAGE CURRENT		<1.0	500	nΑ	$V_{OUT} = 0.0 \text{ V}, \overline{CS} = V_{CC} - 2$
I <sub>DD1</sub>	POWER SUPPLY CURRENT, $V_{DD}$		13	19	mA	$T_A = 25^{\circ}C$
I <sub>DD2</sub>	POWER SUPPLY CURRENT, $V_{DD}$			25	mA	T <sub>A</sub> = 0°C Continuous
I <sub>D1</sub>	POWER SUPPLY CURRENT, V <sub>D</sub>		12	18	mA	$T_A = 25^{\circ}C$ , Operation $I_{OL} = 0.0 \text{ mA}$
I <sub>D2</sub>	POWER SUPPLY CURRENT, $V_{D}$			24	mA	$T_A = 0$ °C,
V <sub>IL</sub>	INPUT "LOW" VOLTAGE	-10		V <sub>CC</sub> -4.5	<b>v</b> .	
<b>V</b> IH(3)	INPUT "HIGH" VOLTAGE	V <sub>CC</sub> -2		V <sub>CC</sub> +0.3	V	
loLi	OUTPUT SINK CURRENT	3.0	8	*	mA	$V_{OUT} = +0.45 \text{ V}, T_A = +25 ^{\circ}\text{C}$
I <sub>OL2</sub>	OUTPUT SINK CURRENT	2.0			mA	$V_{OUT} = +0.45 \text{ V}, T_A = +70^{\circ}\text{C}$
I <sub>CF</sub>	OUTPUT CLAMP CURRENT		6	13	mA	$V_{OUT} = -1.0 V$
Іоні	OUTPUT SOURCE CURRENT	-3.0	-8		mA	$V_{OUT} = 0.0 \text{ V}, T_A = +25^{\circ}\text{C}$
I <sub>OH2</sub>	OUTPUT SOURCE CURRENT	-2.0	<b>-7</b>		mA	$V_{OUT} = 0.0 \text{ V}, T_A = +70^{\circ}\text{C}$
V <sub>OL</sub>	OUTPUT "LOW" VOLTAGE			+0.45	V	I <sub>OL</sub> = 2.0 mA
V <sub>OH</sub>	OUTPUT "HIGH" VOLTAGE	+3.5	+4.9		V	I <sub>OH</sub> = -100μA
C <sub>IN</sub> <sup>(4)</sup>	INPUT CAPACITANCE (ALL INPUT PINS)	,	7	10	pF	$V_{IN} = V_{CC}$
C <sub>OUT</sub> (4)	OUTPUT CAPACITANCE		7	10	pF	$V_{OUT} = V_{CC}$
C <sub>V</sub> (4)	V <sub>D</sub> POWER SUPPLY CAPACITANCE		20	35	рF	$V_D = V_{CC}$

Note 1: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: Typical values are at nominal voltages and  $T_A = 25$  °C.

Note 3: A TTL driving the 1101A, 1101A1 must have its output high  $\geq V_{CC}-2$  even if it is loaded by other bipolar gates.

Note 4: This parameter is periodically sampled and is not 100% tested.