

F6802/F6882/F6808 Microprocessor with Clock and RAM

Microprocessor Product

Description


The F6802/F6882 is a monolithic 8-bit microprocessor that contains all the registers and accumulators of the F6800, plus an internal clock oscillator and driver on the same chip. The F6802/F6882 also has 128 bytes of RAM on board, located at hex addresses \$0000 to \$007F, V_{CC} standby can be utilized on the F6802/F6882 to facilitate memory retention during a power-down situation; the first 8 bytes of RAM at hex addresses \$0000 to \$0007 can be retained on the F6882, and the first 32 bytes of RAM at hex addresses \$0000 to \$001F can be retained on the F6802. The F6808 is identical to the F6802 without on-board RAM.

The F6802/F6882 is completely software-compatible with the F6800 microprocessor and the entire F6800 family of parts. (Figure 1 illustrates a typical application using an F6800 family device.)

- On-Chip Clock Circuit
- 128 x 8-bit On-Chip RAM (Not included on F6808)
- 8 Bytes of RAM are Retainable on the F6882
- 32 Bytes of RAM are Retainable on the F6802
- Software-Compatible with the F6800
- Standard TTL-Compatible Inputs and Outputs
- 8-bit Bidirectional Data Bus
- 16-bit Memory Addressing
- Interrupt Capability
- Speed Grades:
 - 1.0 MHz F6802/F6882/F6808
 - 1.5 MHz F68A02/F68A82/F68A08

Connection Diagram

40-Pin DIP



F6802/F6882/F6808 Signal Functions





Fig. 1 Typical Microcomputer Block Diagram



Registers

A general block diagram of the F6802/F6882 is shown in Figure 2. The number and configuration of the registers are identical to the F6800, as shown, with a 128×8 -bit RAM* added to the basic microprocessor. The first 8 bytes in the F6882 and the first 32 bytes in the F6802 may be operated in a low-power mode via a $V_{\rm CC}$ standby and can be retained during power-up and power-down conditions via the RE signal. The F6808 is identical to the F6802 except for on-board RAM. Since the F6808 does not have on-board RAM, pin 36 must be tied to ground, allowing the processor to utilize up to 64K bytes of external memory.

The microprocessing unit (MPU) has three 16-bit registers and three 8-bit registers available for use by the programmer, as shown in *Figure 3*.

Program Counter

The program counter is a 2-byte (16-bit) register that points to the current program address.

Stack Pointer

The stack pointer is a 2-byte register that contains the address of the next available location in an external push-down/pop-up stack. This stack is normally a random access read/write memory that may have any location (address) that is convenient. In those applications that require storage of information in the stack when power is lost, the stack must be non-volatile.

Index Register


The index register is a 2-byte register that is used to store data or a 16-bit memory address for the indexed mode of memory addressing.

Accumulators

The two 8-bit accumulators are used to hold operands and results from an arithmetic logic unit (ALU).

^{*}If programs are not executed from on-board RAM, TAV1 applies. If programs are to be stored and executed from on-board RAM, TAV2 applies. For normal data storage in the on-board RAM, this extended delay does not apply. Programs can be executed from on-board RAM when using 1.5 parts. On-board RAM can be used for data storage with all parts.

Fig. 2 F6802/F6882 Block Diagram



Condition Code Register (Status Word Register)

The condition code register indicates the results of an arithmetic logic unit operation: negative (N), zero (Z), overflow (V), carry from bit 7 (C), and half-carry from bit 3 (H). These bits of the condition code register are used as testable conditions for the conditional branch

instructions. Bit 4 is the interrupt mask bit (I). The unused bits of the condition code register (bit 6 and bit 7) are binary ones (1).

Figure 4 shows the order of saving the microprocessor status within the stack.

Fig. 3 Programming Model of the Microprocessing Unit





Fig. 4 Saving the Status of the Microprocessor in the Stack



Notes

SP = Stack Pointer

CC = Condition Code (also called the Processor Status Byte)

ACCB = Accumulator B

ACCA = Accumulator A

IXH = Index Register, higher order 8 bits

IXL = Index Register, lower order 8 bits PCH = Program Counter, higher order 8 bits

PCL = Program Counter, lower order 8 bits

F6802/F6882 Signal Descriptions

The control and timing signals for the F6802/F6882 are identical to those of the F6800, with the following exceptions:

- 1. TSC, DBE ϕ_1 , ϕ_2 input, and two unused pins have been eliminated.
- The following signal and timing lines have been added:

RAM Enable (RE)
Crystal Connections EXtal and Xtal
Memory Ready (MR)
V_{CC} Standby

The following summarizes the F6802/F6882 MPU signals.

Data Bus

D₀-D₇ (Data Bus Lines), Pins 26-33

Enable ϕ_2 Output (E)

Bidirectional bus used to transfer data to and from the memory and peripheral devices. Also has 3-state output buffers capable of driving one standard TTL load and 130 pF.

Data bus lines are in the output mode when the internal RAM is accessed. This prohibits external data from entering the MPU. The internal RAM is fully decoded from addresses \$0000 to \$007F. External RAM at \$0000 to \$007F must be disabled when internal RAM is accessed.

Address Bus

A₀-A₁₅ (Address Bus Lines), Pins 9-20, 22-25 Sixteen output lines form the address bus. The outputs are capable of driving one standard TTL load and 90 pF. These lines do not have 3-state capability.

CPU Control Inputs

RESET (Reset), Pin 40

Input used to reset and start the MPU from a power-down condition resulting from a power failure or an initial start-up of the processor. When this line is low,the MPU is inactive and the information in the registers is lost. If a high level is detected on the input, this signals the MPU to begin the restart sequence. This starts execution of a routine to initialize the processor from its reset condition. All the higher order address lines are forced high. For the restart, the last two locations in memory

(\$FFFE, \$FFFF) are used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by $\overline{\text{IRQ}}$. Power-up and reset timing sequences are shown in Figures 5 and 6.

When brought low, $\overline{\text{RESET}}$ must be held low at least three clock cycles. This is independent of the power-up delay required for oscillator start-up (T_{RC}).

When RESET is released, it must go through the low-tohigh threshold without bouncing, oscillating, or otherwise causing an erroneous reset (less than three clock cycles) that may cause improper MPU operation until the next valid reset.

Fig. 6 Power-Down Sequence





Fig. 5 Power-Up and Reset Timing



Note
If option 1 is chosen, RESET and RE pins can be tied together.

NMI (Non-Maskable Interrupt), Pin 6

A low-going edge on this input requests that a non-maskable interrupt sequence be generated within the processor. As with the interrupt request ($\overline{\text{IRQ}}$) signal, the processor completes the current instruction being executed before it recognizes the $\overline{\text{NMI}}$ signal. The interrupt mask bit in the condition code register has no effect on $\overline{\text{NMI}}$.

The index register, program counter, accumulators, and condition code register are stored on the stack, as shown in *Figure 4*. At the end of the cycle, a 16-bit address will be loaded from memory locations \$FFFC and \$FFFD that points to a vectoring address. An address loaded from these locations causes the MPU to branch to a non-maskable interrupt routine in memory.

A nominal 3 k Ω external resistor to V_{CC} should be used for wire-OR and optimum control of interrupts. The $\overline{\text{NMI}}$ signal may be tied directly to V_{CC} if not used.

The IRQ and NMI inputs are hardware interrupt lines that are sampled when E is high and start the interrupt routine on a low E following the completion of an instruction.

Figure 7 is a flow chart describing the major decision paths and interrupt vectors of the microprocessor. Table 1 gives the memory map for interrupt vectors.


Table 1 Memory Map for Interrupt Vectors

Ve	ctor	
MS	LS	Description
\$FFFE	\$FFFF	Restart
\$FFFC	\$FFFD	Non-Maskable Interrupt
\$FFFA	\$FFFB	Software Interrupt
\$FFF8	\$FFF9	Interrupt Request
· · · · · ·		

IRQ (interrupt Request), Pin 4

This level-sensitive input requests that an interrupt sequence be generated within the machine. The processor waits until it completes the current instruction that is being executed before it recognizes the request. At that time, if the interrupt mask bit in the condition code register is not set, the machine begins an interrupt sequence. The index register, program counter, accumulators, and condition code register are stored on the stack as shown in Figure 4. The MPU responds to the interrupt request by setting the interrupt mask bit high

Fig. 7 MPU Flow Chart



so that no further interrupts may occur. At the end of the cycle, a 16-bit address is loaded from memory locations \$FFF8 and \$FFF9 that point to a vectoring address. An address loaded from these locations causes the MPU to branch to an interrupt routine in memory.

The HALT line must be in the high state for interrupts to be serviced. Interrupts are latched internally while HALT is low.

The \overline{IRQ} has a high-impedance pull-up device internal to the chip; however, a $3k\Omega$ external resistor to V_{CC} should be used for the wire-OR and optimum control of interrupts.

HALT (Halt), Pin 2

When this input is in the low state, all activity in the machine is halted. This input is level-sensitive. In the halt mode, the machine stops at the end of an instruction. Bus Available is in a high state, and Valid Memory Address is in a low state. The address bus displays the address of the next instruction.

To ensure single-instruction operation, transition of the HALT line must occur t_{PCS} before the falling edge of E and the HALT line must go high for one clock cycle.

HALT should be tied high if not used.

RAM Control Port

RE (RAM Enable), Pin 36

A TTL-compatible RAM enable input that controls the onchip RAM. When placed in the high state, the on-chip memory is enabled to respond to the MPU controls. In the low state, the RAM is disabled. This pin may also be utilized to disable reading from and writing to the on-chip RAM during a power-down situation. The RE signal must be low three cycles before V_{CC} goes below 4.75 V during power-down as shown in *Figure 6*.

The RE signal should be tied low on the F6808; it should be tied to the correct high or low state if not used.

CPU Control Outputs

BA (Bus Available), Pin 7

Is normally in the low state; when activated, it goes to the high state, indicating that the microprocessor has stopped and that the address bus is available (but not in a 3-state condition). This occurs if the $\overline{\text{HALT}}$ line is in the low state or the processor is in the walt state as a result of execution of a WAIT instruction. At such time, all 3-state output drivers go to their off state and other outputs to their normally inactive levels. The processor is removed from the wait state by the occurrence of a maskable (mask bit 1 = 0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30 pF.

VMA (Valid Memory Address), Pin 5

This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces, such as the PIA and ACIA. This signal is not 3-state. One standard TTL load and 90 pF may be directly driven by this active-high signal.

R/W (Read, Write), Pin 34

This TTL-compatible output signals the periphals and memory devices whether the MPU is in a read (high) or write (low) state. The normal standby state of this signal is read (high). When the processor is halted, it is in the read state. This output is capable of driving one standard TTL load and 90 pF.

Power

 V_{CC} (Power Supply), Pin 8 V_{CC} tolerance is $\pm 5\%$.

V_{CC} STBY (Power Supply Standby), Pin 35 This pin supplies the dc voltage to the first 8 or 32 bytes of RAM as well as the RAM enable (RE) control logic. Thus, retention of data in this portion of the RAM on a

Thus, retention of data in this portion of the RAM on a power-up, power-down, or standby condition is guaranteed. Maximum current drain at maximum V_{SB} is I_{SBB} .

V_{SS} (Ground), Pins 1, 21 System ground; 0 V reference.

Clock Control

E (Enable), Pin 37

This pin supplies the clock for the MPU and the rest of the system. This is a single-phase, TTL-compatible clock and may be conditioned by a memory ready (MR) signal. The E signal is equivalent to ϕ_2 on the F6800, and is capable of driving one TTL load and 130 pF.

EXTAL (External Crystal Connector), Pin 39 XTAL (Crystal Connector), Pin 38

The F6802/F6882 has an internal oscillator that may be crystal controlled. These connections are for a parallel-resonant, AT cut, fundamental crystal. (Figure 8 illustrates the crystal specifications.) A divide-by-four circuit has been added so that a 4 MHz crystal may be used in place of a 1 MHz crystal for a more cost-effective system. An example of the crystal circuit layout on a printed circuit board is shown in Figure 9.

Pin 39 may be driven externally by a TTL-input signal four times the required clock frequency. Pin 38 is to be grounded in this mode.


An RC network is not directly usable as a frequency source on pins 38 and 39. An RC network-type TTL or CMOS oscillator works well as long as the TTL or CMOS output drives the on-chip oscillator.

Fig. 8 Crystal Specification



ΥI	CIN	Cout
3.58 MHz	27 pF	27 pF
4 MHz	27 pF	27 pF
6 MHz	20 pF	20 pF
8 MHz	18 pF	18 pF

Crystal Loading




	3.58 MHz	4.0 MHz	6.0 MHz	8.0 MHz
Rs	60Ω	50Ω	30-50Ω	20-40Ω
Со	3.5 pF	6.5 pF	4-6 pF	4-6 pF
Cı	0.015 pF	0.025 pF	0.01- 0.02 pF	0.01- 0.02 pF
Q	>40K	>30K	>20K	>20K

Nominal Crystal Parameters*

Fig. 9 Suggested PC Board Layout

EXAMPLE OF BOARD DESIGN USING THE CRYSTAL OSCILLATOR




LC networks in place of the crystal are not recommended.

If an external clock is used, it may be halted for more than \$PWOL. The F6802/F6802/F6808 is a dynamic part except for the internal RAM, and requires the external clock to retain information.

MR (Memory Ready), Pin 3


A TTL-compatible input control signal that allows stretching of the enable (E) signal. Use of MR requires synchronization with the 4xf_o signal, as shown in Figure 10. When MR is high, E will be in normal operation. When MR is low, E may be stretched integral multiples of half periods, allowing interface to slow memories or peripherals. A maximum stretch is t_{CYC}; The MR signal should be tied high if not used. Refer to Figure 11 for MR timing information.

Fig. 10 Memory Ready Synchronization




^{*}These are representative AT-cut parallel-response crystal parameters only. Crystals of other types of cuts may also be used.

Fig. 11 MR Negative Setup Time Requirement



*The E clock will be stretched at the end of E high of the cycle during which MR negative meets the t_{PCS} setup time. The t_{PCS} setup time is referenced to the fall of E. If the t_{PCS} setup time is not met, E is stretched at the end of the next E high one-half cycle. The E signal isstretched in integral multiples of one-half cycles.



**The E clock resumes normal operation at the end of the one-half cycle during which MR assertion meets the t_{PCS} setup time. The t_{PCS} setup time is referenced to transitions of E were it not stretched. If t_{PCS} setup time is not met, E falls at the second possible transition time after MR is asserted. There is no direct means of determining when the t_{PCS} references occur, unless the synchronizing circuit of *Figure 10* is used.

MPU Instruction Set

The F6802/F6882 has a basic set of 70 instructions. Included are binary and decimal arithmetic, logical, shift, rotate, load, store, conditional or unconditional branch, interrupt, and stack manipulation instructions (refer to *Tables 2* through 6); special operations are illustrated in *Figure 12*. This instruction set is identical to that of the F6800.

MPU Addressing Modes

There are seven address modes that can be used by a programmer. The addressing modes can be used as a function of both the type of instruction and the coding within the instruction. A summary of the addressing modes for a particular instruction can be found in *Table* 7, along with the associated instruction execution time that is given in machine cycles. With a bus frequency of 1 MHz, these times would be microseconds.

Accumulator (ACCX) Addressing

In accumulator-only addressing, either accumulator A or accumulator B is specified. These are 1-byte instructions.

Immediate Addressing

In immediate addressing, the operand is contained in the second byte of the instruction. The exceptions are LDS and LDX, which have the operand in the second and third bytes of the instruction. The MPU addresses this location when it fetches the immediate instruction for execution. These are 2- or 3-byte instructions.

Direct Addressing

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine (i.e., locations zero through 255). Enhanced execution times are achieved by storing data in these locations. In most configurations, it should be a random access memory. These are 2-byte instructions.

Table 2 F6802/6882 Microprocessor Instruction Set - Alphabetic Sequence

	•		•
ABA ADC	Add Accumulators Add with Carry	JMP JSR	Jump Jump to Subroutine
ADD AND ASL ASR	Add Logical And Arithmetic Shift Left Arithmetic Shift Right	LDA LDS LDX LSR	Load Accumulator Load Stack Pointer Load Index Register Logical Shift Right
BCC BCS BEQ	Branch if Carry Clear Branch if Carry Set Branch if Equal to Zero	NEG NOP	Negate No Operation
BGE	Branch if Greater or Equal Zero	ORA	Inclusive OR Accumulator
BGT BHI	Branch if Greater than Zero Branch if Higher	PSH PUL	Push Data Pull Data
BIT BLE BLS BLT BMI	Bit Test Branch if Less or Equal Branch if Lower or Same Branch if Less than Zero Branch if Minus	ROL ROR RTI RTS	Rotate Left Rotate Right Return form Interrupt Return from Subroutine
BNE BPL BRA BSR BVC BVS	Branch if Not Equal to Zero Branch if Plus Branch Always Branch to Subroutine Branch if Overflow Clear Branch if Overflow Set	SBA SBC SEC SEI SEV STA	Subtract Accumulators Subtract with Carry Set Carry Set Interrupt Mask Set Overflow Store Accumulator
CBA CLC CLI CLR	Compare Accumulators Clear Carry Clear Interrupt Mask Clear	STS STX SUB SWI	Store Stack Register Store Index Register Subtract Software Interrupt
CLV CMP COM	Clear Overflow Compare Complement	TAB TAP	Transfer Accumulators Transfer Accumulators to Condition Code Reg.
CPX DAA	Compare Index Register Decimal Adjust	TBA TPA	Transfer Accumulators Transfer Condition Code Reg. to Accumulator
DEC DES DEX	Decrement Decrement Stack Pointer Decrement Index Register	TST TSX TXS	Test Transfer Stack Pointer to Index Register Transfer Index Register to Stack Pointer
EOR	Exclusive OR	WAI	Wait for Interrupt
INC INS INX	Increment Increment Stack Pointer Increment Index Register	*****	Tall 10. Morapi

Table 3 Accumulator and Memory Instructions

		L			_					10DI					BOOLEAN/ARITHMETIC OPERATION		CO	ND. C	ODE	REG
OPERATIONS	MNEMONIC		мм	ED		REC	-	INC	_		XTI		-	LIED	(All register labels	5	4	3	2	1
		OF	٠.	*	OP	~ :	- C	P -	*	OP	-	=	OP	~ =	refer to contents)	н	ı	N	z	V
ıdd	ADDA		2		9в		2 4	В 5	5 2	88	4	3			A + M - A	1	•	1	:	1
	ADDB	CB	3 2	2	DB	3 :	2 E	В 5	5 2	FB	4	3	1		B + M → B	1	•	1	1	1
dd Acmitrs	ABA				İ								18	2 1	A + B - A	1	•	1	t	1
dd with Carry	ADCA	89	_	2	99	3 2		9 5		В9		3			A+M+C -A	1	•	1	1	1
	ADCB	C9	_	2	D9			9 5		F9		3			B + M + C → B	1	•	1	1	1
ind	ANDA	84		2	94	3 ;		4 5		B4	4	3			A · M · A	•	•	1	1	R
	ANDB	C4		2	D4					F4	4	3			B ⋅ M → B	•	•	1	1	R
it Test	BITA	85		2	95			5 5		85		3			A - M	•	٠	1	1	R
	BITB	C5	2	2	D5	3 2		5 5		F5		3			в·м	•	•	1	1	R
lear	CLR						6	F 7	2	7F	6	3			00 M	•	•	R	s	R
	CLRA	i												2 1	00 → A	•	•	R	s	R
ompare	CLRB	١	2				. 1 .						5F	2 1	00 → B	•	•	R	s	R
ompare	CMP8		2			3 2		1 5			4				A = M	•	•	1	:	1
ompare Acmitrs		61	2	2	DI	3 2	' E	1 5	2	F١	4	3		_	B - M	•	•	1	1	1
omplement, 1s	COM						١.			١		_	11	2 1	A B M M	•	•	1	1	1
omplement, is	COMA						6	3 7	2	/3	6	3			M → M Ā → A	•	•	1	1	Я
														2 1		•	•		1	R
omplement, 2s	COMB NEG						1.			7.0	_	,	53	2 1	8 - 8	•	٠	1	1	PA C
omplement, 2s Negate)	NEGA						6	0 7	2	/0	6	3	40		00 - M · • M	•	•	!	1	lῶ
echais.	NEGA NEGB	1												2 1	00 - A - A	•	•	!	1	19
lecimal Adjust, A													50		00 - B - B	•	•	1	1	- 000
ecunai Adjust, A	DAA			1									19	2 1	Converts Binary Add, of BCD Characters	•	•	1	1	1
Decrement	DEC			i			1_	A 7		7A		_			into BCD Format M == 1 -> M	١. ا		.	١, ١	
ecrement	DECA						"	Α /	2	'A	ь	3				- 1	•	1	1	4
	DECA													2 1	A = 1 → A	•	•	1	:	4
xclusive OR	EORA		2	2	00		١.		2	88		3	5A	2 1	B = 1 · · B	•	•	1	:	4
xclusive OH	FORR				98 D8	3 2		8 5		F8		3			A ⊙ M ~ A	•	٠	1	1	R
ncrement	INC	LB	2	2	DB	3 2				-		- 1			B ⊕ M → B	•	•	1	1	R
ncrement	INCA							C 7	2	7C	ь	3		2 1	M + 1 M A + 1 A	•	:	1	1	9
	INCB											- {	4C 5C		A + 1 → A B + 1 → B		:	1	1	9
oad Acmitr	LDAA	86	2	2	96	3 2	١.		-			3	50	2 1	M ·· A	:		t	1	(5)
.oad Acmiri	LDAB	C6		2	96 D6	3 2		65 65		86 F6		3			M 8	:	•	1	1	R
Dr. Inclusive	ORAA	8A		2	9A	_		ь 5 А 5		BA		3			M → 8 A + M ··• A	:	•	1	1	R
or, inclusive	ORAB			2	DA			A 5		FA		3			B + M → B	:	:	1	1	R
ush Data	PSHA	-	2	-	DA	3 2	=	щ 5	- 2	FA	4	3	20	4 1			:	:	•	
USII Data	PSHB			ł										4 1	A - M _{SP} , SP - 1 - SP			:		
uli Data	PULA			- 1										4 1	B → M _{SP} , SP = 1 → SP			:		:
UII Data	PULB													4 1	SP + 1 - SP, M _{SP} - A SP + 1 - SP, M _{SP} - B			:		:
Rotate Left	ROL			Ì				9 7	,	79		,	33	• '	SF T I T SF, MSP T B				- 1	6
Solate Cert	ROLA			H				, ,	- 2	79	۰	١,	49	2 1	~\-\	:	:	ı	1	6
	ROLB											i		2 1	B C b7 + b0			ı	1	6
lotate Right	ROR							5 7	-	76	c	,	35	- '	••			i	:	6
totate riigitt	RORA						0	, ,	-	,,,	ь	3	46	2 1	A	- 1		:	;	
	RORB											-		2 1	B) C b7 b0			1		(6)
hift Left,	ASL						6	3 7	2	78		,	50	2 1	MA			1	;	6
Arithmetic	ASLA						0	. ,	-	′°	٥	-	48	2 1	A) D + 000000+0			1	ı	6
e.c.c	ASLB						-							2 1	A) C 67 60	:		1	1	6
hift Right.	ASE						6	, ,	2	77	6	,	50	2 1	M —		:	1		6
rithmetic	ASRA						1 0	,	-	· ′		-	47	2 1	A)			1	:	6
	ASRR											1		2 1	8 b7 b0 C	:				6
hift Right,	LSR						6	. ,	2	74	e	,	5/	2 1	M		:	i R	1	6
ogic	LSRA						1 .	. ,	-	-	3	~	44	2 1	A 0-		:	R	;	6
ogst	LSRB						-							2 1	A 0 - 1 - 1 - 0 C		:	R	1	6
tore Acmitr	STAA				97	4 2		76	2	87	5	3	_		A M			;	:	PI PI
to a Activity	STAB				97 D7	4 2				E7	5	3			8 - M				i	R
ubtract	SUBA	80	2	2	90	3 2				80		3			A - M - A				1	1
	SUBB	CO		2	D0			U 5 D 5		FO		3			B - M → B					;
ubtract Acmitrs	SBA	CU	-	-	50	3 2	١٠		-	-0	-	١,	10	2 1	A - B → A				1	:
ubtract Acmitrs	SBCA	82	,	,	97	3 2		2 5	2	B2	4	3		- '	A - M - C - A			- ;	;	:
ubir. With Carry	SBCB			2		3 2		25 25	-	F2					B ~ M ~ C → B			;	:	i
ransfer Acmitrs	TAR	CZ	2	-	υZ	3 2	۱۴	2 3	-	-2	•	۱ ،	16	2 1	A → B			:	;	B.
I DI DI CITALITA	TBA			J									17		A → B B → A		:	:	:	R
	TST			- 1			1.	. 7	,	70	_	,	.,	z 1	M = 00			:	;	R
est, Zero	TSTA			-			"	, ,	4	,0	•	۱,	4D	2 1	M - 00 A - 00			:	;	R
r Minus	TSTB			ļ			1						5D		B - 00			:	:	R
	1015			- 1			1					- 1	OD.	4 1		- 1	-	+ 1		-

Legend

OP Operation code (hexadecimal) Number of MPU cycles

Number of program bytes Arithmetic plus

Arithmetic minus Boolean AND

Contents of memory location point to be stack pointer

Boolean inclusive-OR

Boolean exclusive-OR М Complement of M

Transfer into Bit = zero 00 Byte = zero

Condition Code Symbols

Half-carry from bit 3 н Interrupt mask

Ν Negative (sign bit)

z Zero (byte) Overflow, 2's complement

С Carry from bit 7 R Reset always s

Set always Test and set if true, cleared

otherwise Not affected

Accumulator addressing mode instructions are included in the column for implied addressing.

COND. CODE REG.

Table 4 Index Register and Stack Manipulation Instructions

		H	ММЕ	D	D	IRE	CT.	ı	NDE	х	E	XTN	D	IN	IPLI	ED		5	4	3	2	1
POINTER OPERATIONS	MNEMONIC	OP		#	OP		#	OP	-	#	OP		#	OΡ	-	#	BOOLEAN/ARITHMETIC OPERATION	н	ı	N	z	v
Compare Index Reg	CPX	8C	3	3	9C	4	2	AC	6	2	вс	5	3				X _H - M, X _L - (M + 1			0	1 ((8)
Decrement Index Reg	DEX								1					09	4	1	X - 1 → X		•			•
Decrement Stack Pntr	DES	!		-										34	4	1	SP - 1 → SP	-	•	•	•	•
Increment Index Reg	INX													08	4	1	X + 1 - X		-	•		
Increment Stack Pntr	INS		ĺ											31	4	1	SP + 1 → SP		•		•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	6	2	FE	5	3				M - XH, -M + 1 XL	1.	•	<u></u>	,	R
Load Stack Pntr	LDS	8E	3	3	9E	4	2	AE	6	2	BE	5	3				M - SPH. M + 1 - SPL			<u></u>	1	R
Store Index Reg	STX				DF	5	2	EF	7	2	FF	6	3		1		X _H → M, X _L → ·M + 1	1.	•	<u></u>	1	R
Store Stack Pntr	STS				9F	5	2	AF	7	2	BF	6	3				SPH - M, SPL M + 1			<u>ø</u> l	,	R
Indx Reg → Stack Pntr	TXS					1								35	4	1	X - 1 - SP		•		•	•
Stack Pntr → Indx Reg	TSX	1												30	4	1	SP + 1 → X	1.1			.	

Table 5 Jump and Branch Instructions

																C	OND). C	ODE	RE	G.
		RE	LAT	IVE	11	NDI	EX	E	XTN	4D	IN	IPLI	ED]		5	4	3	2	1	0
OPERATIONS	MNEMONIC	OP		#	ОР	-	#	OP	1	#	OP		#	1	BRANCH TEST	н	ı	N	z	٧	С
Branch Always	BRA	20	4	2		Τ						Г		1	None	•	•	•	•	•	•
Branch If Carry Clear	BCC	24	4	2										(C = 0	•	•			•	
Branch If Carry Set	BCS	25	4	2						-				(C = 1	•	•		•	•	
Branch If = Zero	BEQ	27	4	2				1		i		1			Z = 1	•	•	•		•	
Branch If ≥ Zero	BGE	2C	4	2											V⊕V = 0	•	•		•	٠	•
Branch If - Zero	BGT	2E	4	2									1		Z + N⊕V = 0	•	•	•	•	٠	•
Branch If Higher	ВНІ	22	4	2		1								(C + Z = 0	•	•			•	•
Branch If ⊈ Zero	BLE	2F	4	2		İ		1						2	Z + ₁N⊕V = 1	•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	4	2					ļ		1			(C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT	2D	4	2	İ				1		1			1	V⊕V = 1	•	•	•	•	•	•
Branch If Minus	BMI	2B	4	2							Ī		1	t	N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	4	2					!		1			2	Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	4	2							İ			ĺ١	V = 0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	4	2					İ					١ ١	√ = 1	•	•	•	•	•	•
Branch If Plus	BPL	2A	4	2					1	}	i			1	V = O	•	•	•	•	•	•
Branch To Subroutine	BSR	8D	8	2							İ)		•	•	•	•	•	•
Jump	JMP				6E	4	2	7E		3	İ			} {	See Special Operations	•	•	•	•	•	•
Jump To Subroutine	JSR				AD	8	2	BD	9	3	1	1	1	}		•	•	•	•	•	•
No Operation	NOP	1			1						01	2	1	, i	Advances Prog. Cntr. Only	•	•	•	ا•!	•	•
Return From Interrupt	RTI		ĺ	ĺ		ĺ					3B	10	1			l –	—	(<u>)</u>		_
Return From Subroutine	RTS										39	5	1	1		•	•	•	•	•	•
Software Interrupt	SWI										3F	12	1	} :	See Special Operations	•	•	•	•	•	•
Wait for Interrupt*	WAI	1						1			3E	9	1)		•	1	•	•	•	•

^{*}WAI puts address bus, R/W, and data bus in the 3-state mode while VMA is held low.

Table 6 Condition Code Register Manipulation Instructions

COND. CODE REG.

		H	MPLIE	D		5	4	3	2	1	0
OPERATIONS	MNEMONIC	OP	~	#	BOOLEAN OPERATION	Н	ī	N	Z	٧	С
Clear Carry	CLC	0C	2	1	0 - C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	2	1	0 → t	•	R	•	•		
Clear Overflow	CLV	0A	2	1	0 - V	٠	•	•	•	R	
Set Carry	SEC	OD.	2	1	1 → C	•	•	•	•	•	s
Set Interrupt Mask	SEI	OF	2	1	1 → 1	•	s	•		•	
Set Overflow	SEV	OB	2	1	1 – V	•	•		•	s	
Acmitr A - CCR	TAP	06	2	1	A CCR			— (1	2)		
CCR → Acmitr A	TPA	07	2	1	CCR A	•	•	• `	·	•	•

Condition Code Register Notes (Bit set if test is true and cleared otherwise)

- 1 (Bit V) Test: Result = 10000000?
- (Bit C) Test: Result = 00000000?
- 3 (Bit C) Test: Decimal value of most significant BCD character greater than nine? (Not cleared if previously set.)
- (Bit V) Test: Operand = 10000000 prior to execution?
- 5 (Bit V) Test: Operand = 01111111 prior to execution?
- 6 (Bit V) Test: Set equal to result of N e C after shift has occurred.

the state of the s

7 (Bit N) Test: Sign bit of most significant (MS) byte = 1?


- 8 (Bit V) Test: 2's complement overflow from subtraction of MS bytes?
- 9 (Bit N) Test: Result less than zero? (Bit 15 = 1)
- 10 (All) Load condition code register from stack (see Figure 10)
- 11 (Bit I) Set when interrupt occurs. If previously set, a non-maskable interrupt is required to exit the wait state.
- 12 (All) Set according to the contents of accumulator A.

Table 7 Instruction Addressing Modes and Associated Execution Times (Times in Machine Cycles)

	(Dual Operand)	ACCX	Immediate	Direct	Extended	indexed	Implied	Relative		(Dual Operand)	ACCX	Immediate	Direct	Extended	Indexed	Implied
ABA		•	•	•	•	•	2	•	INC		2	•	•	6	7	•
ADC	×	•	2	3	4	5	•	•	INS		•	•	•	•	•	4
ADD	x	•	2	3	4	5	•	•	INX		•	•	•	•	•	4
AND	×	•	2	3	4	5	•	•	JMP		•	•	•	3	4	•
ASL		2	•	•	6	7	•	•	JSR		•	•	•	9	8	•
ASR		2	•	•	6	7	•	•	LDA	×	•	2	3	4	5	•
BCC		•	•	•	•	•	•	4	LDS		•	3	4	5	6	•
BCS		•	•	•	•	•	•	4	LDX		•	3	4	5	6	•
BEA		•	•	•	•	•	•	4	LSR		2	•	•	6	7	•
BGE		•	•	•	•	•	•	4	NEG		2	•	•	6	7	•
BGT		•	•	•	•	•	•	4	NOP		•	•	•	•	•	2
BHI		•	•	•	•	•	•	4	ORA	x	•	2	3	4	5	•
BIT	×	•	2	3	4	5	•	•	PSH		•	•	•	•	•	4
BLE		•	•	•	•	•	•	4	PUL		•	•	•	•	•	4
BLS		•	•	•	•	•	•	4	ROL		2	•	•	6	7	•
BLT		•	•	•	•	•	•	4	ROR		2	•	•	6	7	•
BMI		•	•	•	•	•	•	4	RTI		•	•	•	•	•	10
BNE		•	•	•	•	•	•	4	RTS		•	•	•	•	•	5
BPL		•	•	•	•	•	•	4	SBA		•	•	•	•	•	2
BRA		•	•	•	•	•	•	4	SBC	×	•	2	3	4	5	•
BSR		•	•	•	•	•	•	8	SEC		•	•	•	•	•	2
BVC		•	•	•	•	•	•	4	SE		•	•	•	•	•	2
BVS		•	•	•	•	•	•	4	SEV		•	•	•	•	•	2
CBA		•	•	•	•	•	2	•	STA	×	•	•	4	5	6	•
CLC		•	•	•	•	•	2	•	STS		•	•	5	6	7	•
CLI		•	•	•	•	•	2	•	STX		•	•	5	6	7	•
CLR		2	•	•	6	7	•	•	SUB	×	•	2	3	4	5	•
CLV		•	•	•	•	•	2	•	SWI		•	•	•	•	•	12
CMP	×	•	2	3	4	5	•	•	TAB		•	•	•	•	•	2
COM		2	•	•	6	7	•	•	TAP		•	•	•	•	•	2
CPX		•	3	4	5	6	•	•	TBA		•	•	•	•	•	2
DAA		•	•	•	•	•	2	•	TPA		•	•	•	•	•	2
DEC		2	•	•	6	7	•	•	TST		2	•	•	6	7	•
DES		•	•	•	•	•	4	•	TSX		•	•	•	•	•	4
DEX		•	•	•	•	•	4	•	TSX		•	•	•	•	•	4
EOR	×	•	2	3	4	5	•	•	WAI		•	•	•	•	•	9

Note
Interrupt time is 12 cycles from the end of the instruction being executed, except following a WAI instruction, when it is four cycles.

Fig. 12 Special Operations



Extended Addressing

In extended addressing, the address contained in the second byte of the instruction is used as the higher 8 bits of the address of the operand. The third byte of the instruction is used as the lower 8 bits of the address for the operand. This is an absolute address in memory. These are 3-byte instructions.

Indexed Addressing

In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest 8 bits in the MPU. The carry is then added to the higher order 8 bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are 2-byte instructions.

Implied Addressing

In the implied addressing mode, the instructions give the address (i.e., stack pointer, index register, etc.). These are 1-byte instructions.

Relative Addressing

In relative addressing, the address contained in the second byte of the instruction is added to the program counter's lowest 8 bits plus two. The carry or borrow is then added to the higher 8 bits. This allows the user to address data within a range of – 125 to + 129 bytes of the present instruction. These are 2-byte instructions.

Summary of Cycle-by-Cycle Operation


Table 8 provides a detailed description of the information present on the address bus, data bus, valid memory address (VMA) line, and the read/write (R/\overline{W}) line during each cycle for each instruction.

This information is useful in comparing actual with expected results during debug of both software and hardware as the control program is executed. The information is categorized according to addressing mode and number of cycles per instruction. (In general, instructions with the same addressing mode and number of cycles execute in the same manner. Exceptions are indicated in the table.)

Output Delay

Figures 13 and 14 illustrate typical output delays versus capacitance loading.

Fig. 13 Typical Data Bus Output Delay vs. Capacitive Loading



ig. 14 Typical Read/Write, VMA and Address Output




Table 8 Operation Summary

Address Mode and instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	
Immediate	<u> </u>					
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	2	1 2	1 1	Op Code Address Op Code Address + 1	1 1	Op Code Operand Data
CPX LDS LDX	3	1 2 3	1 1 1	Op Code Address Op Code Address + 1 Op Code Address + 2	1 1 1	Op Code Operand Data (High Order Byte) Operand Data (Low Order Byte)
Direct		,				
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	3	1 2 3	1 1	Op Code Address Op Code Address + 1 Address of Operand	1 1 1	Op Code Address of Operand Operand Data
CPX LDS LDX	4	1 2 3 4	1 1 1	Op Code Address Op Code Address + 1 Address of Operand Operand Address + 1	1 1 1 1	Op Code Address of Operand Operand Data (High Order Byte) Operand Data (Low Order Byte)
STA	4	1 2 3 4	1 1 0	Op Code Address Op Code Address + 1 Destination Address Destination Address	1 1 1 0	Op Code Destination Address Irrelevant Data (Note 1) Data from Accumulator
STS STX	5	1 2 3 4 5	1 1 0 1	Op Code Address Op Code Address + 1 Address of Operand Address of Operand Address of Operand + 1	1 1 1 0	Op Code Address of Operand Irrelevant Data (Note 1) Register Data (High Order Byte) Register Data (Low Order Byte)
Indexed			•			
JMP	4	1 2 3 4	1 1 0	Op Code Address Op Code Address + 1 Index Register Index Register Plus Offset w/o Carry	1 1 1	Op Code Offset Irrelevant Data (Note 1) Irrelevant Data (Note 1)
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	5	1 2 3 4 5	1 1 0 0	Op Code Address Op Code Address + 1 Index Register Index Register Plus Offset (w/o Carry) Index Register Plus Offset	1 1 1 1	Op Code Offset Irrelevant Data (Note 1) Irrelevant Data (Note 1) Operand Data
CPX LDS LDX	6	1 2 3 4 5 6	1 1 0 0 1	Op Code Address Op Code Address + 1 Index Register Index Register Plus Offset (w/o Carry Index Register Plus Offset Index Register Plus Offset + 1	1 1 1 1 1 1	Op Code Offset Irrelevant Data (Note 1) Irrelevant Data (Note 1) Operand Data (High Order Byte) Operand Data (Low Order Byte)

Table 8 Operation Summary (Cont.)

Address Mode		Cycle	VMA		R/W	
and Instructions	Cycles	#	Line	Address Bus	Line	Data Bus
ndexed (Continued))					
STA	6	1 2 3 4 5 6	1 0 0 0	Op Code Address Op Code Address + 1 Index Register Index Register Plus Offset (w/o Carry) Index Register Plus Offset Index Register Plus Offset	1 1 1 1 1 0	Op Code Offset Irrelevant Data (Note 1) Irrelevant Data (Note 1) Irrelevant Data (Note 1) Operand Data
ASL LSR ASR NEG CLR ROL COM ROR DEC TST	7	1 2 3 4 5 6 7	1 1 0 0 1 0 1/0 (Note 3)	Op Code Address Op Code Address + 1 Index Register Index Register Plus Offset (w/o Carry Index Register Plus Offset Index Register Plus Offset Index Register Plus Offset	1 1 1 1 1 0	Op Code Offset Irrelevant Data (Note 1) Irrelevant Data (Note 1) Current Operand Data Irrelevant Data (Note 1) New Operand Data (Note 3)
STS STX	7	1 2 3 4 5 6	1 0 0 0 1 1	Op Code Address Op Code Address + 1 index Register Index Register Plus Offset (w/o Carry Index Register Plus Offset Index Register Plus Offset Index Register Plus Offset	1 1 1 1 0	Op Code Offset Irrelevant Data (Note 1) Irrelevant Data (Note 1) Irrelevant Data (Note 1) Irrelevant Data (Note 1) Operand Data (High Order Byte) Operand Data (Low Order Byte)
JSR	8	1 2 3 4 5 6 7 8	1 0 1 1 0 0	Op Code Address Op Code Address + 1 Index Register Stack Pointer Stack Pointer — 1 Stack Pointer — 2 Index Register Index Register Plus Offset (w/o Carry	1 1 1 0 0 1 1	Op Code Offset Irrelevant Data (Note 1) Return Address (High Order Byte) Return Address (Low Order Byte) Irrelevant Data (Note 1) Irrelevant Data (Note 1)
Extended				L	+	A
JMP	3	1 2 3	1 1 1	Op Code Address Op Code Address + 1 Op Code Address + 2	1 1 1	Op Code Jump Address (High Order Byte) Jump Address (LLow Order Byte)
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	4	1 2 3 4	1 1 1	Op Code Address Op Code Address + 1 Op Code Address + 2 Address of Operand	1 1 1	Op Code Address of Operand (High Order Byte) Address of Operand (Low Order Byte) Operand Data
CPX LDS LDX	5	1 2 3 4 5	1 1 1 1	Op Code Address Op Code Address + 1 Op Code Address + 2 Address of Operand Address of Operand + 1	1 1 1 1	Op Code Address of Operand (High Order Byte) Address of Operand (Low Order Byte) Operand Data (High Order Byte) Operand Data (High Order Byte)
STA A STA B	5	1 2 3 4 5	1 1 1 0	Op Code Address Op Code Address + 1 Op Code Address + 2 Operand Destination Address Operand Destination Address	1 1 1 1 0	Op Code Destination Address (High Order Byte) Destination Address (Low Order Byte) Irrelevant Data (Note 1) Data from Accumulator
ASL LSR ASR NEG CLR ROL COM ROR DEC TST INC	6	1 2 3 4 5 6	1 1 1 0 1/0 (Note 3)	Op Code Address Op Code Address + 1 Op Code Address + 2 Address of Operand Address of Operand Address of Operand	1 1 1 1 1 0	Op Code Address of Operand (High Order Byte) Address of Operand (Low Order Byte) Current Operand Data Irrelevant Data (Note 1) New Operand Data (Note 3)

Table 8 Operation Summary (Cont.)

Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
Extended (Continue	d)	L				
STS STX	6	1 2 3 4 5	1 1 1 0 1	Op Code Address Op Code Address + 1 Op Code Address + 2 Address of Operand Address of Operand Address of Operand + 1	1 1 1 0 0 0	Op Code Address of Operand (High Order Byte) Address of Operand (Low Order Byte) Irrelevant Data (Note 1) Operand Data (High Order Byte) Operand Data (Low Order Byte)
JSR	9	1 2 3 4 5 6 7 8 9	1 1 1 1 1 0 0	Op Code Address Op Code Address + 1 Op Code Address + 2 Subroutine Starting Address Stack Pointer Stack Pointer — 1 Stack Pointer — 2 Op Code Address + 2 Op Code Address + 2	1 1 1 1 0 0 0 1 1	Op Code Address of Subroutine (High Order Byte Address of Subroutine (Low Order Byte Op Code of Next Instruction Return Address (Low Order Byte) Return Address (High Order Byte) Irrelevant Data Note 1 Irrelevant Data (Note 1 Address of Subroutine (Low Order Byte)
Inherent						
ABA DAA SEC ASL DEC SEI ASR INC SEV CBA LSR TAB CLC NEG TAP CLI NOP TBA CLR ROL TPA CLV ROR TST COM SBA	2	1 2	1	Op Code Address Op Code Address + 1	1	Op Code Op Code of Next Instruction
DES DEX INS INX	4	1 2 3 4	1 1 0 0	Op Code Address Op Code Address + 1 Previous Register Contents New Register Contents	1 1 1 1	Op Code Op Code of Next Instruction Irrelevant Data (Note 1) Irrelevant Data (Note 1)
PSH	4	1 2 3 4	1 1 1 0	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer — 1	1 1 0 1	Op Code Op Code of Next Instruction Accumulator Data Accumulator Data
PUL	4	1 2 3 4	1 1 0 1	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1	1 1 1 1	Op Code Op Code of Next Instruction Irrelevant Data (Note 1) Operand Data from Stack
TSX	4	1 2 3 4	1 1 0 0	Op Code Address Op Code Address + 1 Stack Pointer New Index Register	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data (Note 1) Irrelevant Data (Note 1)
TXS	4	1 2 3 4	1 1 0 0	Op Code Address Op Code Address + 1 Index Register New Stack Pointer	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data Irrelevant Data
RTS	5	1 2 3 4	1 1 0 1	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer + 2	1 1 1 1 1	Op Code Irrelevant Data (Note 2) Irrelevant Data (Note 1) Address of Next Instruction (High Order Byte) Address of Next Instruction (Low Order Byte)

Table 8 Operation Summary (Cont.)

Address Mode		Cycle	VMA	Add and Burn	R/W	
and Instructions	Cycles	#	Line	Address Bus	Line	Data Bus
nherent (Continue	i)					
WAI		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	1	Stack Pointer	0	Return Address (Low Order Byte)
		4	1	Stack Pointer — 1	0	Return Address (High Order Byte)
	9	5	1	Stack Pointer — 2	0	Index Register (Low Order Byte)
		6	1	Stack Pointer 3	0	Index Register (High Order Byte)
		7	1	Stack Pointer — 4	0	Contents of Accumulator A
		8	1	Stack Pointer 5	0	Contents of Accumulator B
	1	9	1	Stack Pointer — 6 (Note 4)	1	Contents of Cond. Code Register
RTI		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data Note 2
		3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer + 1	1	Contents of Cond. Code Register from Stack
		5	1	Stack Pointer + 2	1	Contents of Accumulator B from Stack
	10	6	1	Stack Pointer + 3	1	Contents of Accumulator A from Stack
		7	1	Stack Pointer + 4	1	Index Register from Stack (High Order Byte)
		8	1	Stack Pointer + 5	1	Index Register from Stack (Low Order Byte)
		9	1	Stack Pointer + 6	1	Next Instruction Address from Stack (High Order Byte)
		10	1	Stack Pointer + 7	1	Next Instruction Address from Stack (Low Order Byte)
SWI		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data (Note 1)
	İ	3	1	Stack Pointer	0	Return Address (Low Order Byte)
		4	1	Stack Pointer - 1	0	Return Address (High Order Byte)
		5	1	Stack Pointer - 2	0	Index Register (Low Order Byte)
	12	6	1	Stack Pointer — 3	0	Index Register (High Order Byte)
	12	7	1	Stack Pointer — 4	0	Contents of Accumulator A
		8	1	Stack Pointer - 5	0	Contents of Accumulator B
		9	1	Stack Pointer — 6	0	Contents of Cond. Code Register
		10	0	Stack Pointer — 7	11	Irrelevant Data (Note 1)
		11	1	Vector Address FFFA (Hex)	1	Address of Subroutine (High Order Byte)
		12	1	Vector Address FFFB (Hex)	1	Address of Subroutine (Low Order Byte
leiative						
BCC BHI BNE		1	1	Op Code Address	1	Op Code
BCS BLE BPL		2	1	Op Code Address + 1	1	Branch Offset
BEQ BLS BRA	4	3	0	Op Code Address + 2	1	Irrelevant Data (Note 1)
BGE BLT BVC		4	0	Branch Address	1	Irrelevant Data (Note 1)
BGT BMI BVS	İ					
BSR		1	1	Op Code Address	1	Op Code
	-	2	1	Op Code Address + 1	1	Branch Offset
		3	0	Return Address of Main Program	1	Irrelevant Data (Note 1)
	8	4	1	Stack Pointer	0	Return Address (Low Order Byte)
	٥	5	1	Stack Pointer — 1	0	Return Address (High Order Byte)
		6	0	Stack Pointer — 2	1	Irrelevant Data (Note 1)
		7	0	Return Address of Main Program	1	Irrelevant Data (Note 1)
		8	0	Subroutine Address	1	Irrelevant Data (Note 1)

Notes

- If device that is addressed during this cycle uses VMA, the data bus goes to the high-impedance 3-state condition. Depending on bus capacitance, data from the previous cycle may be retained on the data bus.
- 2. Data is ignored by the MPU.
- For TST, VMA = 0 and operand data does not change.
- 4. Most significant byte of address bus = most significant byte of address of BSR instruction, and least significant byte of address bus = least significant byte of subroutine address.

DC Characteristics

Table 9 contains the dc characteristics of the F6802/F6882.

Absolute Maximum Ratings

These are stress ratings only, and functional operation at these ratings, or under any conditions above those indicated in this data sheet, is not implied. Exposure to the absolute maximum rating conditions for extended periods of time may affect device reliability, and exposure to stresses greater than those listed may cause permanent damage to the device.

Voltage of any Pin Relative to GND -0.3 V, +7.0 V Storage Temperature -55°C , $+150^{\circ}\text{C}$ Power Dissipation 1.5 W Thermal Resistance, θ_{JA} (Plastic Package) 1W (CER-DIP Package) 55 °C/W

Table 9 DC Characteristics $V_{CC} = 5.0 \text{ V} \pm 5\%$, $V_{SS} = 0$, $T_A = 0$ to 70°C unless otherwise noted)

Symbol	Characteristic	Min	Min Typ		Unit	Condition	
V _{IH}	Input High Voltage				Vdc		
	Logic EXtal	V _{SS} + 2.0	_	V _{cc}			
	Logic Reset	V _{SS} + 4.0		V _{CC}			
VIL	Input Low Voltage				Vdc		
''-	Logic Extal, Reset	V _{SS} - 0.3	_	V _{SS} + 0.8			
I _{IN}	Input Leakage Current				μAdc		
•	Logic	_	1.0	2.5		$V_{IN} = 0$ to 5.25 V, $V_{CC} = Max$	
V _{OH}	Output High Voltage				Vdc		
•	D ₀ -D ₇	V _{SS} + 2.4	_	-		$I_{LOAD} = -206 \mu Adc, V_{CC} = Mir$	
	A ₀ -A ₁₅ , R/W, VMA, E	V _{SS} + 2.4		-		$I_{LOAD} = -145 \mu Adc, V_{CC} = Min$	
	BA	V _{SS} + 2.4	_	<u> </u>		$I_{LOAD} = -100 \mu Adc, V_{CC} = Min$	
V _{OL}	Output Low Voltage	T -	_	V _{SS} + 0.4	Vdc	I _{LOAD} = 1.0 mAdc, V _{CC} = Min	
P _D *	Power Dissipation	_	0.600	1.2	W		
	V _{CC} Standby				Vdc		
V _{SBB}	Power Down	4.0	_	5.25			
V _{SB}	Power Up	4.75	_	5.25			
I _{SBB}	Standby Current				mA		
	F6802	-	_	8.0			
	F6882	-		3.0			
	Capacitance				pF		
CIN	D ₀ -D ₇	-	_	12.5			
	Logic Inputs EXtal	_	6	10		$V_{1N} = 0$, $T_A = 25$ °C, $f = 1.0$ MHz	
C _{OUT}	A ₀ -A ₁₅ , R/W, VMA	-		12			

^{*}In power-down mode, maximum power dissipation is less than 42 mW. Capacitances are periodically sampled rather than 100% tested.

Timing Characteristics

Tables 10 and 11 contain timing characteristics information.

Table 10 Frequency Characteristics

		F	F68	T		
Symbol	Characteristic	Min	Max	Min	Max	Unit
f_o	Frequency of Operation	0.1	1.0	0.1	1.5	MHz
f _{XTAL}	Crystal Frequency	1.0	4.0	1.0	1.5	MHz
4xf _o	External Oscillator Frequency	0.4	4.0	0.4	6.0	MHz
t _{CYC}	Cycle Time	1.0	10	0.666	10	μS
t _{PWEH}	Clock Pulse Width E High E Low	450 450	9500 5000	280 280	9700 5000	ns
t _{R,} t _F	Fall Time	_	25		25	ns
t _{rc}	Crystal Oscillator Startup Time	100	_	100		ms

Table 11 Read/Write Timing


		F	6802	F680A02		
Symbol	Characteristic	Min	Max	Min	Max	Unit
t _{AD}	Address Delay		270	_	220	ns
t _{AV1} t _{AV2}	Address Delay (Internal RAM Read Access Time Useable by Peripheral @ 1 MHz $t_{ACC} = t_{CYC} - t_{AD} + t_{DSR} + t_{F}$		270 605		240 310	ns
t _{DSR}	Data Setup Time (Read)		_	70	_	ns
t _{DHR}	Input Data Hold Time		_	10	_	ns
t _{DHW}	Output Data Hold Time		_	20	_	ns
t _{AH}	Address Hold Time (Address, R/W, VMA)		_	20	_	ns
t _{DDW}	Data Delay Time (Write)		225	_	170	ns
^t PCS ^t PCR, ^t PCF	Processor Controls Processor Control Setup Time Processor Control Rise and Fall Time (Does Not Apply to RESET) (Measured between 0.8 V and 2.0 V)	200 —	100	140 —	— 100	ns

Note

If programs are not executed from on-board RAM, TAV1 applies. If programs are to be stored and executed from on-board RAM, TAV2 applies. For normal data storage in the on-board RAM, this extended delay does not apply. Programs cannot be executed from on-board RAM when using A parts (F68A02, F68A08). One-board RAM can be used for data storage with all parts.


Bus Timing Characteristics

		F	302NS 6802 6808		8A02 8A08	
Symbol	Parameter	Min	Max	Min	Max	Unit
t _{CYC}	1) Cycle Time	1.0	10	0.667	10	μS
PW _{EL}	2 Pulse Width, E Low	450	5000	280	5000	ns
PW _{EH}	3 Pulse Width, E High	450	9500	280	9700	ns
t _r , t _f	4 Clock Rise and Fall Time	_	25	_	25	ns
t _{AH}	Address Hold Time	20	_	20	_	ns
t _{AV1}	12)Non-Muxed Address Valid Time to E		 270	100 —		ns
t _{DSR}	17 Read Data Setup Time	100	_	70		ns
t _{DHR}	18 Read Data Hold Time	10	_	10	_	ns
t _{DDW}	(19) Write Data Delay Time	_	225	_	170	ns
t _{DHW}	21)Wrote Data Hold Time	30	_	20	_	ns
t _{ACC}	29 Usable Access Time (See Note 4)	605	_	310	_	ns



- Voltage levels shown are V_L ≤ 0.4 V, V_H ≥ 2.4 V, unless otherwise specified.
 Measurement points shown are 0.8 V and 2.0 V, unless otherwise noted.
 All electricals shown for the F6802 apply to the F6802NS and F6808, unless otherwise noted.
- 4. Usable access time is computed by 12 + 3 + 4 17.


Fig. 15 Read Data from Memory or Peripherals



Note

Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.


Fig. 16 Write Data in Memory or Peripherals



Note

Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

Fig. 17 Bus Timing Test Load



4.75 V

5-79

Ordering Information

Order Code	Speed	Temperature Range 0°C to +70°C		
F6802P, S	1.0 MHz			
F6882P,S	1.0 MHz	0°C to +70°C		
F6802CP, CS	1.0 MHz	- 40°C to +85°C		
F68A02P, S	1.5 MHz	0°C to +70°C		
F68A02CP, CS	1.5 MHz	- 40°C to +85°C		

P = Plastic package S = Ceramic package