

M5M4256AP, J, L-85, -10, -12, -15

PAGE MODE 262144-BIT (262144-WORD BY 1-BIT) DYNAMIC RAM

DESCRIPTION

This is a family of 262144-word by 1-bit dynamic RAMs, fabricated with the high performance N-channel silicon gate MOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer polysilicon process combined with silicide technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins to the 18-pin plastic leaded chip carrier configuration and an increase in system densities. In addition to the $\overline{\text{RAS}}$ only refresh mode, the Hidden refresh mode and $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh mode are available.

FEATURES


| Type name | Access time (max) (ns) | Cycle time (min) (ns) | Power dissipation (typ) (mW) |
|--------------------|------------------------|-----------------------|------------------------------|
| M5M4256AP, J, L-85 | 85 | 160 | 300 |
| M5M4256AP, J, L-10 | 100 | 190 | 260 |
| M5M4256AP, J, L-12 | 120 | 220 | 230 |
| M5M4256AP, J, L-15 | 150 | 260 | 200 |

- Standard 16 pin DIP, 18 pin PLCC, 16 pin ZIP
- Single $5V \pm 10\%$ supply
- Low standby power dissipation: 25mW (max)
- Low operating power dissipation:
 - M5M4256AP, J, L-85 385mW (max)
 - M5M4256AP, J, L-10 360mW (max)
 - M5M4256AP, J, L-12 330mW (max)
 - M5M4256AP, J, L-15 305mW (max)
- Unlatched output enables two-dimensional chip selection and extended page boundary.
- Early-write operation gives common I/O capability
- Read-modify-write, $\overline{\text{RAS}}$ -only-refresh, Page-mode capabilities
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh mode capability
- All input terminals have low input capacitance and are directly TTL-compatible
- Output is three-state and directly TTL-compatible
- 256 refresh cycles every 4ms
- $\overline{\text{CAS}}$ controlled output allows hidden refresh


APPLICATION

Main memory unit for computers, Microcomputer

PIN CONFIGURATION (TOP VIEW)




Outline 16P4H(DIP)



NC: NO CONNECTION

Outline 18P0A (PLCC)



Outline 16P5A (ZIP)



M5M4256AP, J, L-85, -10, -12, -15

PAGE MODE 262144-BIT (262144-WORD BY 1-BIT) DYNAMIC RAM


FUNCTION

The M5M4256AP, J, L provides, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., page mode, $\overline{\text{RAS}}$ -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

| Operation | Inputs | | | | | | Output | Refresh |
|--|-------------------------|-------------------------|-----------------------|-----|-------------|----------------|--------|---------|
| | $\overline{\text{RAS}}$ | $\overline{\text{CAS}}$ | $\overline{\text{W}}$ | D | Row address | Column address | Q | |
| Read | ACT | ACT | NAC | DNC | APD | APD | VLD | YES |
| Write | ACT | ACT | ACT | VLD | APD | APD | OPN | YES |
| Read-modify-write | ACT | ACT | ACT | VLD | APD | APD | VLD | YES |
| $\overline{\text{RAS}}$ -only refresh | ACT | NAC | DNC | DNC | APD | DNC | OPN | YES |
| Hidden refresh | ACT | ACT | DNC | DNC | DNC | DNC | VLD | YES |
| $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh | ACT | ACT | DNC | DNC | DNC | DNC | OPN | YES |
| Standby | NAC | DNC | DNC | DNC | DNC | DNC | OPN | NO |

Note: ACT: active, NAC: nonactive, DNC: don't care, VLD: valid, APD: applied, OPN: open.



M5M4256AP, J, L-85, -10, -12, -15

PAGE MODE 262144-BIT (262144-WORD BY 1-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Ratings | Unit |
|------------------|-----------------------|---------------------------------|-----------|------|
| V _{CC} | Supply voltage | With respect to V _{SS} | -1 ~ 7 | V |
| V _I | Input voltage | | -1 ~ 7 | V |
| V _O | Output voltage | | -1 ~ 7 | V |
| I _O | Output current | | 50 | mA |
| P _d | Power dissipation | T _a = 25°C | 1000 | mW |
| T _{opr} | Operating temperature | | 0 ~ 70 | °C |
| T _{stg} | Storage temperature | | -65 ~ 150 | °C |

RECOMMENDED OPERATING CONDITIONS (T_a = 0 ~ 70°C, unless otherwise noted) (Note 1)

| Symbol | Parameter | Limits | | | Unit |
|-----------------|--------------------------------------|--------|-----|-----|------|
| | | Min | Nom | Max | |
| V _{CC} | Supply voltage | 4.5 | 5 | 5.5 | V |
| V _{SS} | Supply voltage | 0 | 0 | 0 | V |
| V _{IH} | High-level input voltage, all inputs | 2.4 | | 6.5 | V |
| V _{IL} | Low-level input voltage, all inputs | -2 | | 0.8 | V |

Note 1: All voltage values are with respect to V_{SS}.

ELECTRICAL CHARACTERISTICS (T_a = 0 ~ 70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted) (Note 2)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|----------------------|--|---|--|-----|-----------------|------|
| | | | Min | Typ | Max | |
| V _{OH} | High-level output voltage | I _{OH} = -5mA | 2.4 | | V _{CC} | V |
| V _{OL} | Low-level output voltage | I _{OL} = 4.2mA | 0 | | 0.4 | V |
| I _{OZ} | Off-state output current | Q floating 0V ≤ V _{OUT} ≤ 5.5V | -10 | | 10 | μA |
| I _I | Input current | 0V ≤ V _{IN} ≤ V _{CC} , Other input pins = 0V | -10 | | 10 | μA |
| I _{CC1(AV)} | Average supply current from V _{CC} , operating (Note 3, 4) | M5M4256AP, J, L-85 | | | 70 | mA |
| | | M5M4256AP, J, L-10 | RAS, CAS cycling | | 65 | |
| | | M5M4256AP, J, L-12 | t _{CR} = t _{OW} = min, output open | | 60 | |
| | | M5M4256AP, J, L-15 | | | 55 | |
| I _{CC2} | Supply current from V _{CC} , standby | RAS = CAS = V _{IH} | | | 4.5 | mA |
| I _{CC3(AV)} | Average supply current from V _{CC} , refreshing (Note 3) | M5M4256AP, J, L-85 | | | 60 | mA |
| | | M5M4256AP, J, L-10 | RAS cycling CAS = V _{IH} | | 55 | |
| | | M5M4256AP, J, L-12 | t _{C(RAS)} = min, output open | | 50 | |
| | | M5M4256AP, J, L-15 | | | 45 | |
| I _{CC4(AV)} | Average supply current from V _{CC} , page mode (Note 3, 4) | M5M4256AP, J, L-85 | | | 55 | mA |
| | | M5M4256AP, J, L-10 | RAS = V _{IL} , CAS cycling | | 50 | |
| | | M5M4256AP, J, L-12 | t _{CPG} = min, output open | | 45 | |
| | | M5M4256AP, J, L-15 | | | 40 | |
| I _{CC6(AV)} | Average supply current from V _{CC} , CAS before RAS refresh mode (Note 3) | M5M4256AP, J, L-85 | | | 65 | mA |
| | | M5M4256AP, J, L-10 | CAS before RAS refresh cycling | | 60 | |
| | | M5M4256AP, J, L-12 | t _{C(RAS)} = min, Output open | | 55 | |
| | | M5M4256AP, J, L-15 | | | 50 | |
| C _{I(A)} | Input capacitance, address inputs | | | | 5 | pF |
| C _{I(D)} | Input capacitance, data input | V _I = V _{SS} | | | 5 | pF |
| C _{I(W)} | Input capacitance, write control input | f = 1MHz | | | 7 | pF |
| C _{I(RAS)} | Input capacitance, RAS input | V _I = 25mVrms | | | 10 | pF |
| C _{I(CAS)} | Input capacitance, CAS input | | | | 10 | pF |
| C _O | Output capacitance | V _O = V _{SS} , f = 1MHz, V _I = 25mVrms | | | 7 | pF |

Note 2: Current flowing into an IC is positive, out is negative.

3: I_{CC1(AV)}, I_{CC3(AV)}, I_{CC4(AV)} and I_{CC5(AV)} are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: I_{CC1(AV)} and I_{CC4(AV)} are dependent on output loading. Specified values are obtained with the output open.



M5M4256AP, J, L-85, -10, -12, -15

PAGE MODE 262144-BIT (262144-WORD BY 1-BIT) DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycle)

($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted, See notes 5, 6 and 7)

| Symbol | Parameter | Alternative Symbol | Limits | | | | | | | | Unit |
|------------------|--|--------------------|-------------|-------|-------------|-------|-------------|-------|-------------|-------|------|
| | | | M5M4256A-85 | | M5M4256A-10 | | M5M4256A-12 | | M5M4256A-15 | | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | |
| t_{CRF} | Refresh cycle time | t_{REF} | | 4 | | | 4 | | | 4 | ms |
| $t_{w(RASH)}$ | \overline{RAS} high pulse width | t_{RP} | 65 | | 80 | | 90 | | 100 | | ns |
| $t_{w(RASL)}$ | \overline{RAS} low pulse width | t_{RAS} | 85 | 10000 | 100 | 10000 | 120 | 10000 | 150 | 10000 | ns |
| $t_{w(CASL)}$ | \overline{CAS} low pulse width | t_{CAS} | 45 | 10000 | 50 | 10000 | 60 | 10000 | 75 | 10000 | ns |
| $t_{w(CASH)}$ | \overline{CAS} high pulse width (Note 8) | t_{CPN} | 20 | | 20 | | 25 | | 25 | | ns |
| $t_h(RAS-CAS)$ | \overline{CAS} hold time after \overline{RAS} | t_{CSH} | 85 | | 100 | | 120 | | 150 | | ns |
| $t_h(RAS-RAS)$ | \overline{RAS} hold time after \overline{CAS} | t_{RSH} | 45 | | 50 | | 60 | | 75 | | ns |
| $t_d(CAS-RAS)$ | Delay time, \overline{CAS} to \overline{RAS} (Note 9) | t_{CRP} | 10 | | 10 | | 10 | | 10 | | ns |
| $t_d(RAS-CAS)$ | Delay time, \overline{RAS} to \overline{CAS} (Note 10) | t_{RCD} | 15 | 40 | 15 | 50 | 20 | 60 | 25 | 75 | ns |
| $t_{su}(RA-RAS)$ | Row address setup time before \overline{RAS} | t_{ASR} | 0 | | 0 | | 0 | | 0 | | ns |
| $t_{su}(CA-CAS)$ | Column address setup time before \overline{CAS} | t_{ASC} | -5 | | -5 | | -5 | | -5 | | ns |
| $t_h(RAS-RA)$ | Row address hold time after \overline{RAS} | t_{RAH} | 10 | | 10 | | 15 | | 20 | | ns |
| $t_h(CAS-CA)$ | Column address hold time after \overline{CAS} | t_{CAH} | 15 | | 15 | | 20 | | 25 | | ns |
| $t_h(RAS-CA)$ | Column address hold time after \overline{RAS} | t_{AR} | 55 | | 65 | | 80 | | 100 | | ns |
| t_{THL} | Transition time | t_T | 3 | 50 | 3 | 50 | 3 | 50 | 3 | 50 | ns |
| t_{TLH} | | | 3 | 50 | 3 | 50 | 3 | 50 | 3 | 50 | ns |

- Note 5 An initial pause of 500 μ s is required after power-up followed by any eight \overline{RAS} or $\overline{RAS}/\overline{CAS}$ cycles before proper device operation is achieved.
 6 The switching characteristics are defined as $t_{THL} = t_{TLH} = 5\text{ns}$.
 7 Reference levels of input signals are $V_{IH\text{ min}}$ and $V_{IL\text{ max}}$. Reference levels for transition time are also between V_{IH} and V_{IL} .
 8 Except for page-mode.
 9 $t_d(CAS-RAS)$ requirement is applicable for all $\overline{RAS}/\overline{CAS}$ cycles.
 10 Operation within the $t_d(RAS-CAS)$ max limit insures that $t_h(RAS)$ max can be met. $t_d(RAS-CAS)$ max is specified reference point only. If $t_d(RAS-CAS)$ is greater than the specified $t_d(RAS-CAS)$ max limit, then access time is controlled exclusively by $t_h(CAS)$.
 $t_d(RAS-CAS)\text{ min} = t_h(RAS-RA)\text{ min} + 2t_{THL}(t_{TCH}) + t_{su}(CA-CAS)\text{ min}$.

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted)

Read Cycle

| Symbol | Parameter | Alternative Symbol | Limits | | | | | | | | Unit |
|-----------------|---|--------------------|-------------|-----|-------------|-----|-------------|-----|-------------|-----|------|
| | | | M5M4256A-85 | | M5M4256A-10 | | M5M4256A-12 | | M5M4256A-15 | | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | |
| t_{CR} | Read cycle time | t_{RC} | 160 | | 190 | | 220 | | 260 | | ns |
| $t_{su}(R-CAS)$ | Read setup time before \overline{CAS} | t_{RCS} | 0 | | 0 | | 0 | | 0 | | ns |
| $t_h(CAS-R)$ | Read hold time after \overline{CAS} (Note 11) | t_{RCH} | 0 | | 0 | | 0 | | 0 | | ns |
| $t_h(RAS-R)$ | Read hold time after \overline{RAS} (Note 11) | t_{RRH} | 10 | | 10 | | 10 | | 10 | | ns |
| $t_{dis}(CAS)$ | Output disable time (Note 12) | t_{OFF} | 0 | 20 | 0 | 25 | 0 | 30 | 0 | 35 | ns |
| $t_a(CAS)$ | \overline{CAS} access time (Note 13) | t_{CAC} | | 45 | | 50 | | 60 | | 75 | ns |
| $t_a(RAS)$ | \overline{RAS} access time (Note 14) | t_{RAC} | | 85 | | 100 | | 120 | | 150 | ns |

- Note 11 Either $t_h(RAS-R)$ or $t_h(CAS-R)$ must be satisfied for a read cycle.
 12 $t_{dis}(CAS)$ max defines the time at which the output achieves the open circuit condition and is not reference to V_{OH} or V_{OL} .
 13 This is the value when $t_d(RAS-CAS) \geq t_d(RAS-CAS)$ max. Test conditions, Load = $2TTL$, $C_L = 100\text{pF}$.
 14 This is the value when $t_d(RAS-CAS) < t_d(RAS-CAS)$ max. When $t_d(RAS-CAS) \geq t_d(RAS-CAS)$ max, $t_a(RAS)$ will increase by the amount that $t_d(RAS-CAS)$ exceeds the value shown. Test conditions, Load = $2TTL$, $C_L = 100\text{pF}$.

Write Cycle

| Symbol | Parameter | Alternative Symbol | Limits | | | | | | | | Unit |
|-----------------|--|--------------------|-------------|-----|-------------|-----|-------------|-----|-------------|-----|------|
| | | | M5M4256A-85 | | M5M4256A-10 | | M5M4256A-12 | | M5M4256A-15 | | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | |
| t_{CW} | Write cycle time | t_{RC} | 160 | | 190 | | 220 | | 260 | | ns |
| $t_{su}(W-CAS)$ | Write setup time before \overline{CAS} (Note 17) | t_{WCS} | -10 | | -10 | | -10 | | -10 | | ns |
| $t_h(CAS-W)$ | Write hold time after \overline{CAS} | t_{WCH} | 15 | | 20 | | 25 | | 30 | | ns |
| $t_h(RAS-W)$ | Write hold time after \overline{RAS} | t_{WCR} | 55 | | 70 | | 85 | | 105 | | ns |
| $t_h(W-RAS)$ | \overline{RAS} hold time after write | t_{RWL} | 30 | | 35 | | 40 | | 45 | | ns |
| $t_h(W-CAS)$ | \overline{CAS} hold time after write | t_{CWL} | 30 | | 35 | | 40 | | 45 | | ns |
| $t_{w(W)}$ | Write pulse width | t_{WP} | 15 | | 20 | | 25 | | 30 | | ns |
| $t_{su}(D-CAS)$ | Data-in setup time before \overline{CAS} | t_{DS} | 0 | | 0 | | 0 | | 0 | | ns |
| $t_h(CAS-D)$ | Data-in hold time after \overline{CAS} | t_{DH} | 15 | | 20 | | 25 | | 30 | | ns |
| $t_h(RAS-D)$ | Data-in hold time after \overline{RAS} | t_{DHR} | 55 | | 70 | | 85 | | 105 | | ns |



PAGE MODE 262144-BIT (262144-WORD BY 1-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles

| Symbol | Parameter | Alternative Symbol | Limits | | | | | | | | Unit |
|------------------------|--|--------------------|-------------|-----|-------------|-----|-------------|-----|-------------|-----|------|
| | | | M5M4256A-85 | | M5M4256A-10 | | M5M4256A-12 | | M5M4256A-15 | | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | |
| t _{CRW} | Read-write cycle time (Note 15) | t _{RWC} | 185 | | 220 | | 255 | | 295 | | ns |
| t _{CRMW} | Read-modify-write cycle time (Note 16) | t _{RMWC} | 195 | | 235 | | 265 | | 310 | | ns |
| t _{h(W-RAS)} | RAS hold time after write | t _{RWL} | 30 | | 35 | | 40 | | 45 | | ns |
| t _{h(W-CAS)} | CAS hold time after write | t _{CWL} | 30 | | 35 | | 40 | | 45 | | ns |
| t _{W(W)} | Write pulse width | t _{WP} | 15 | | 20 | | 25 | | 30 | | ns |
| t _{SU(R-CAS)} | Read setup time before CAS | t _{RCS} | 0 | | 0 | | 0 | | 0 | | ns |
| t _{d(RAS-W)} | Delay time, RAS to write (Note 17) | t _{RWD} | 70 | | 90 | | 110 | | 135 | | ns |
| t _{d(CAS-W)} | Delay time, CAS to write (Note 17) | t _{CWD} | 30 | | 40 | | 50 | | 60 | | ns |
| t _{SU(D-W)} | Data-in setup time before write | t _{DS} | 0 | | 0 | | 0 | | 0 | | ns |
| t _{h(W-D)} | Data-in hold time after write | t _{DH} | 15 | | 20 | | 25 | | 30 | | ns |
| t _{dis(CAS)} | Output disable time | t _{OFF} | 0 | 20 | 0 | 25 | 0 | 30 | 0 | 35 | ns |
| t _{a(CAS)} | CAS access time (Note 13) | t _{CAC} | | 45 | | 50 | | 60 | | 75 | ns |
| t _{a(RAS)} | RAS access time (Note 14) | t _{RAC} | | 85 | | 100 | | 120 | | 150 | ns |

Note 15: t_{CRW min} is defined as t_{CRW min} = t_{d(RAS-W)} max + t_{d(CAS-W)} min + t_{h(W-RAS)} + t_{w(RASH)} + 3t_{TLH(THL)}.

Note 16: t_{CRMW min} is defined as t_{CRMW min} = t_{d(RAS)} max + t_{h(W-RAS)} + t_{w(RASH)} + 3t_{TLH(THL)}.

Note 17: t_{SU(W-CAS)}, t_{d(RAS-W)}, and t_{d(CAS-W)} do not define the limits of operation, but are included as electrical characteristics only.

When t_{SU(W-CAS)} ≥ t_{SU(W-CAS)} min, an early-write cycle is performed, and the data output keeps the high-impedance state.
When t_{d(RAS-W)} ≥ t_{d(RAS-W)} min and t_{d(CAS-W)} ≥ t_{SU(W-CAS)} min a read-write cycle is performed, and the data of the selected address will be read out on the data output.

For all conditions other than those described above (delayed write), the condition of data output (at access time and until CAS goes back to V_{IH}) is not defined.

Page-Mode Cycle

| Symbol | Parameter | Alternative Symbol | Limits | | | | | | | | Unit |
|----------------------|--|--------------------|-------------|-----|-------------|-----|-------------|-----|-------------|-----|------|
| | | | M5M4256A-85 | | M5M4256A-10 | | M5M4256A-12 | | M5M4256A-15 | | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | |
| t _{CPG} | Page-mode cycle time | t _{PC} | 80 | | 100 | | 120 | | 145 | | ns |
| t _{W(CASH)} | CAS high pulse width | t _{CP} | 25 | | 40 | | 50 | | 60 | | ns |
| t _{CPGRW} | Page-mode read-write cycle time | — | 105 | | 130 | | 155 | | 180 | | ns |
| t _{CPGRMW} | Page mode read-modify write cycle time | — | 115 | | 140 | | 165 | | 195 | | ns |


CAS before RAS Refresh Cycle (Note 18)

| Symbol | Parameter | Alternative Symbol | Limits | | | | | | | | Unit |
|---------------------------|---------------------------------|--------------------|-------------|-----|-------------|-----|-------------|-----|-------------|-----|------|
| | | | M5M4256A-85 | | M5M4256A-10 | | M5M4256A-12 | | M5M4256A-15 | | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | |
| t _{SUR(CAS-RAS)} | CAS setup time for auto refresh | t _{CSR} | 10 | | 10 | | 10 | | 10 | | ns |
| t _{hR(RAS-CAS)} | CAS hold time for auto refresh | t _{CHR} | 15 | | 20 | | 25 | | 30 | | ns |
| t _{dR(RAS-CAS)} | Precharge to CAS active time | t _{RPC} | 0 | | 0 | | 0 | | 0 | | ns |


Note 18: Eight or more CAS before RAS cycles is necessary for proper operation of CAS before RAS refresh mode.

TIMING DIAGRAMS (Note 19)

Read Cycle




Write Cycle (Early Write)





PAGE MODE 262144-BIT (262144-WORD BY 1-BIT) DYNAMIC RAM


Read-Write and Read-Modify-Write Cycles



RAS-Only Refresh Cycle (Note 20)



Note 19.  Indicates the don't care input.


 The center-line indicates the high-impedance state.

Note 20. $\overline{\text{CAS}} = V_{IH}$, $\overline{\text{W}}$, D = don't care.
A8 may be V_{IH} or V_{IL} .




PAGE MODE 262144-BIT (262144-WORD BY 1-BIT) DYNAMIC RAM

Page-Mode Read Cycle




Page-Mode Write Cycle




PAGE MODE 262144-BIT (262144-WORD BY 1-BIT) DYNAMIC RAM

Hidden Refresh Cycle



CAS before RAS Refresh Cycle (Note 21)



Note 21. \bar{W} , D = don't care.