

64K X 4 Bit High-Speed CMOS Static RAM (Sep. I/O)

FEATURES

- Fast Access Time: 15, 20, 25ns (max.): KM64259B  
20, 25ns (max.): KM64260B
- Low Power Dissipation  
Standby (TTL) : 40mA (max.)  
(CMOS): 2mA (max.)  
Operating: -15ns: 140mA (max.): KM64259B only  
20ns: 130mA (max.)  
25ns: 120mA (max.)
- Single 5V ± 10% Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation  
—No clock or refresh required
- Three State Outputs
- Standard Pin Configuration  
KM64259BP/KM64260BP: 28-pin DIP (300 mil.)  
KM64259BJ/KM64260BJ: 28-pin SOJ (300 mil.)

GENERAL DESCRIPTION

The KM64259B and KM64260B are a 262,144-bit high-speed Static Random Access Memory organized as 65,536 words by 4 bits.


The KM64259B and KM64260B have separate input and output lines for fast read and write access. The data output pins stay in High-Z state when write enable is low (KM64259B only), or chip select is high.

The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology.


It is particularly well suited for use in high-density high-speed system applications



FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



| Pin Name                        | Pin Function   |
|---------------------------------|----------------|
| A <sub>0</sub> -A <sub>15</sub> | Address Inputs |
| WE                              | Write Enable   |
| CS                              | Chip Select    |
| I <sub>1</sub> ~I <sub>4</sub>  | Data Inputs    |
| Q <sub>1</sub> ~Q <sub>4</sub>  | Data Outputs   |
| V <sub>CC</sub>                 | Power (+5V)    |
| V <sub>SS</sub>                 | Ground         |

**ABSOLUTE MAXIMUM RATINGS\***

| Item  | Symbol                             | Rating                   | Unit |
|---|------------------------------------|--------------------------|------|
| Voltage on Any Pin Relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -0.5 to 7.0              | V    |
| Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -0.5 to 7.0              | V    |
| Power Dissipation   | P <sub>D</sub>                     | 1.0                      | W    |
| Storage Temperature   | T <sub>stg</sub>                   | -65 to 150               | °C   |
| Operating Temperature   | T <sub>A</sub>                     | 0 to 70                  | °C   |
| Soldering Temperature and Time                                | T <sub>solder</sub>                | 260°C, 10sec (Lead only) | —    |

\* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED OPERATING CONDITIONS** (T<sub>A</sub>=0 to 70°C)

| Item               | Symbol          | Min   | Typ | Max                  | Unit |
|--------------------|-----------------|-------|-----|----------------------|------|
| Supply Voltage     | V <sub>CC</sub> | 4.5   | 5.0 | 5.5                  | V    |
| Ground             | V <sub>SS</sub> | 0     | 0   | 0                    | V    |
| Input High Voltage | V <sub>IH</sub> | 2.2   | —   | V <sub>CC</sub> +0.5 | V    |
| Input Low Voltage  | V <sub>IL</sub> | -0.5* | —   | 0.8                  | V    |

\* V<sub>IL</sub>(min.) = -3.0V for ≤10ns pulse

**DC AND OPERATING CHARACTERISTICS**

(T<sub>A</sub>=0 to 70°C, V<sub>CC</sub>=5V±10%, unless otherwise specified)

| Item                         | Symbol           | Test Conditions   | Min  | Typ* | Max | Unit |
|------------------------------|------------------|---|------|------|-----|------|
| Input Leakage Current        | I <sub>LI</sub>  | V <sub>IN</sub> =V <sub>SS</sub> to V <sub>CC</sub>   |      |      | 2   | μA   |
| Output Leakage Current       | I <sub>LO</sub>  | C <sub>S</sub> =V <sub>IH</sub> or $\overline{WE}$ =V <sub>IL</sub><br>V <sub>I/O</sub> =V <sub>SS</sub> to V <sub>CC</sub> |      |      | 2   | μA   |
| Average Operating Current    | I <sub>CC</sub>  | Min Cycle, 100% Duty<br>C <sub>S</sub> =V <sub>IL</sub> , I <sub>OUT</sub> =0mA   | 15ns |      | 140 | mA   |
|                              |                  |   | 20ns |      | 130 | mA   |
|                              |                  |   | 25ns |      | 120 | mA   |
| Standby Power Supply Current | I <sub>SB</sub>  | $\overline{CS}$ =V <sub>IH</sub>  |      |      | 40  | mA   |
|                              | I <sub>SB1</sub> | $\overline{CS}$ ≥V <sub>CC</sub> -0.2V,<br>V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V or V <sub>IN</sub> ≤0.2V                  |      |      | 2   | mA   |
| Output Low Voltage           | V <sub>OL</sub>  | I <sub>OL</sub> =8mA  |      |      | 0.4 | V    |
| Output High Voltage          | V <sub>OH</sub>  | I <sub>OH</sub> =-4.0mA   | 2.4  |      |     | V    |

\* Typ: V<sub>CC</sub>=5V, T<sub>A</sub>=25°C

**CAPACITANCE\*** (f=1MHz, T<sub>A</sub>=25°C)


| Item               | Symbol           | Test Conditions      | Min | Max | Unit |
|--------------------|------------------|----------------------|-----|-----|------|
| Input Capacitance  | C <sub>IN</sub>  | V <sub>IN</sub> =0V  | —   | 7   | pF   |
| Output Capacitance | C <sub>OUT</sub> | V <sub>OUT</sub> =0V | —   | 7   | pF   |

AC CHARACTERISTICS

TEST CONDITIONS (T<sub>A</sub>=0 to 70°C, V<sub>CC</sub>=5V±10%, unless otherwise specified)


| Parameter                                | Value     |
|--|-----------|
| Input Pulse Level                        | 0 to 3V   |
| Input Rise and Fall Time                 | 3ns       |
| Input and Output Timing Reference Levels | 1.5V      |
| Output Load                              | See below |

Output Load (A)



Output Load (B)

(for t<sub>HZ</sub>, t<sub>LZ</sub>, t<sub>WHZ</sub> & t<sub>LOW</sub>)



\* Including Scope and Jig Capacitance

2

READ CYCLE

| Parameter                       | Symbol          | KM64259BP/J-15 |     | KM64259BP/J-20<br>KM64260BP/J-20 |     | KM64259BP/J-25<br>KM64260BP/J-25 |     | Unit |
|---------------------------------|-----------------|----------------|-----|----------------------------------|-----|----------------------------------|-----|------|
|                                 |                 | Min            | Max | Min                              | Max | Min                              | Max |      |
| Read Cycle Time                 | t <sub>RC</sub> | 15             |     | 20                               |     | 25                               |     | ns   |
| Address Access Time             | t <sub>AA</sub> |                | 15  | **                               | 20  |                                  | 25  | ns   |
| Chip Select to Output           | t <sub>CO</sub> |                | 15  |                                  | 20  |                                  | 25  | ns   |
| Chip Select to Low-Z Output     | t <sub>LZ</sub> | 3              |     | 3                                |     | 3                                |     | ns   |
| Chip Disable to High-Z Output   | t <sub>HZ</sub> | 0              | 10  | 0                                | 10  | 0                                | 10  | ns   |
| Output Hold from Address Change | t <sub>OH</sub> | 3              |     | 3                                |     | 3                                |     | ns   |
| Chip Select to Power Up Time    | t <sub>PU</sub> | 0              |     | 0                                |     | 0                                |     | ns   |
| Chip Disable to Power Down Time | t <sub>PD</sub> |                | 15  |                                  | 20  |                                  | 25  | ns   |


WRITE CYCLE

| Parameter                             | Symbol           | KM64259BP/J-15 |     | KM64259BP/J-20 |     | KM64259BP/J-25 |     | Unit |
|---------------------------------------|------------------|----------------|-----|----------------|-----|----------------|-----|------|
|                                       |                  | KM64260BP/J-20 |     | KM64260BP/J-25 |     |                |     |      |
|                                       |                  | Min            | Max | Min            | Max | Min            | Max |      |
| Write Cycle Time                      | t <sub>WC</sub>  | 15             |     | 20             |     | 25             |     | ns   |
| Chip Select to End of Write           | t <sub>CW</sub>  | 12             |     | 13             |     | 15             |     | ns   |
| Address Set-up Time                   | t <sub>AS</sub>  | 0              |     | 0              |     | 0              |     | ns   |
| Address Valid to End of Write         | t <sub>AW</sub>  | 12             |     | 13             |     | 15             |     | ns   |
| Write Pulse Width                     | t <sub>WP</sub>  | 12             |     | 13             |     | 15             |     | ns   |
| Write Recovery Time                   | t <sub>WR</sub>  | 0              |     | 0              |     | 0              |     | ns   |
| Data to Write Time Overlap            | t <sub>DW</sub>  | 8              |     | 10             |     | 13             |     | ns   |
| Data Hold from Write Time             | t <sub>DH</sub>  | 0              |     | 0              |     | 0              |     | ns   |
| Write to Output High-Z (KM64259B)     | t <sub>WHZ</sub> | 0              | 8   | 0              | 9   | 0              | 10  | ns   |
| End Write to Output Low-Z (KM64259B)  | t <sub>OWL</sub> | 0              |     | 0              |     | 0              |     | ns   |
| Data Valid to Output Valid (KM64260B) | t <sub>DV</sub>  |                |     |                | 20  |                | 25  | ns   |
| Write to Output Valid (KM64260B)      | t <sub>WO</sub>  |                |     |                | 18  |                | 20  | ns   |


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE (Address Controlled)

( $\overline{CS} = V_{IL}$ ,  $\overline{WE} = V_{IH}$ )




**TIMING WAVEFORM OF READ CYCLE ( $\overline{CS}$  Controlled)**




**Note (READ CYCLE)**

1.  $\overline{WE}$  is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. At any given temperature and voltage condition,  $t_{HZ}(\text{max.})$  is less than  $t_{LZ}(\text{min.})$  both for a given device and from device to device.
4. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with Load (b).
5. This parameter is sampled and not 100% tested.
6. Address valid prior to or coincident with  $\overline{CS}$  transition low.

**TIMING WAVEFORM OF WRITE CYCLE**



TIMING WAVEFORM OF WRITE CYCLE ( $\overline{CS}$  Controlled)



**Note (WRITE CYCLE)**

1. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$  and low  $\overline{WE}$ .
2. All write cycle timing is referenced from the last valid address to the first transition address.
3. Transition is measured  $\pm 200mV$  from steady state voltage with Load (B).
4. This parameter is sampled and not 100% tested.
5. At any given temperature and voltage condition,  $t_{WHZ(max.)}$  is less than  $t_{OW(min.)}$  both for a given device and from device to device.
6.  $\overline{CS}$  or  $\overline{WE}$  must be in high during address transition.

**FUNCTIONAL DESCRIPTION**

| $\overline{CS}$ | $\overline{WE}$ | Mode       | Dout Pin                             | Supply Current    |
|-----------------|-----------------|------------|--------------------------------------|-------------------|
| H               | X**             | Not Select | High-Z                               | $I_{SB}, I_{SB1}$ |
| L               | H               | Read       | DOUT                                 | $I_{CC}$          |
| L               | L               | Write*     | High-Z (KM64259B)<br>DOUT (KM64260B) | $I_{CC}$          |



\* Write cycle timing controlled by write enable ( $\overline{WE}$ )

\*\* X means Don't Care


PACKAGE DIMENSIONS

28 PIN PLASTIC DUAL IN LINE PACKAGE

Unit: Inches (Millimeters)



28 PIN PLASTIC SMALL OUT LINE J FORM PACKAGE



2