

## 256K-Bit Dynamic RAM

The MCM6256B is a 262,144 bit, high-speed, dynamic random access memory. Organized as 262,144 one-bit words and fabricated using N-channel silicon-gate MOS technology, this single +5 volt supply dynamic RAM combines high performance with low cost and improved reliability. All inputs and outputs are fully TTL compatible.


By multiplexing row and column address inputs, the MCM6256B requires only nine address lines and permits packaging in standard 16-pin 300 mil wide dual-in-line packages. Complete address decoding is done on-chip with address latches incorporated. Data out (Q) is controlled by  $\overline{CAS}$  allowing greater system flexibility.

The MCM6256B features "page mode" which allows random column accesses of the 512 bits within the selected row.

- Organized as 262,144 Words of 1 Bit
- Single +5 Volt Operation ( $\pm 10\%$ )
- Maximum Access Time: MCM6256B-10 = 100 ns  
MCM6256B-12 = 120 ns  
MCM6256B-15 = 150 ns
- Low Power Dissipation: MCM6256B-10 = 440 mW Maximum (Active)  
MCM6256B-12 = 396 mW Maximum (Active)  
MCM6256B-15 = 358 mW Maximum (Active)  
28 mW Maximum (Standby)
- Three-State Data Output
- Early-Write Common I/O Capability
- 256 Cycle, 4 ms Refresh
- RAS-Only Refresh Mode
- $\overline{CAS}$  Before RAS Refresh
- Hidden Refresh
- Page Mode Capability

TO BE PHASED OUT  
 IN 1989

**BLOCK DIAGRAM**




### MCM6256B



**P PACKAGE  
 PLASTIC  
 CASE 648D**

#### PIN ASSIGNMENT



#### PIN NAMES

A0-A8	Address Input
D	Data In
Q	Data Out
W	Read/Write Input
RAS	Row Address Strobe
$\overline{CAS}$	Column Address Strobe
VCC	Power (+5 V)
VSS	Ground

**ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	V <sub>CC</sub>	-1 to +7	V
Voltage Relative to V <sub>SS</sub> for Any Pin Except V <sub>CC</sub>	V <sub>in</sub> , V <sub>out</sub>	-1 to +7	V
Data Out Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>D</sub>	600	mW
Operating Temperature Range	T <sub>A</sub>	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

**DC OPERATING CONDITIONS AND CHARACTERISTICS**

(V<sub>CC</sub> = 5.0 V ± 10%, T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)

**RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	V <sub>CC</sub>	4.5	5.0	5.5	V	1
	V <sub>SS</sub>	0	0	0	V	1
Logic 1 Voltage, All Inputs	V <sub>IH</sub>	2.4	—	6.5	V	1
Logic 0 Voltage, All Inputs	V <sub>IL</sub>	-1.0	—	0.8	V	1

**DC CHARACTERISTICS**

Characteristic	Symbol	Min	Max	Unit	Notes
V <sub>CC</sub> Power Supply Current MCM6256B-10, t <sub>RC</sub> = 190 ns MCM6256B-12, t <sub>RC</sub> = 220 ns MCM6256B-15, t <sub>RC</sub> = 260 ns	I <sub>CC1</sub>	—	80 72 65	mA	2
V <sub>CC</sub> Power Supply Current (Standby) (R <sub>AS</sub> = C <sub>AS</sub> = V <sub>IH</sub> )	I <sub>CC2</sub>	—	5.0	mA	
V <sub>CC</sub> Power Supply Current During R <sub>AS</sub> only Refresh Cycles (C <sub>AS</sub> = V <sub>IH</sub> ) MCM6256B-10, t <sub>RC</sub> = 190 ns MCM6256B-12, t <sub>RC</sub> = 220 ns MCM6256B-15, t <sub>RC</sub> = 260 ns	I <sub>CC3</sub>	—	70 62 55	mA	2
V <sub>CC</sub> Power Supply Current During Page Mode Cycle (R <sub>AS</sub> = V <sub>IL</sub> ) MCM6256B-10, t <sub>PC</sub> = 100 ns MCM6256B-12, t <sub>PC</sub> = 120 ns MCM6256B-15, t <sub>PC</sub> = 145 ns	I <sub>CC4</sub>	—	60 55 50	mA	2
V <sub>CC</sub> Power Supply Current During C <sub>AS</sub> Before R <sub>AS</sub> Refresh MCM6256B-10, t <sub>RC</sub> = 190 ns MCM6256B-12, t <sub>RC</sub> = 220 ns MCM6256B-15, t <sub>RC</sub> = 260 ns	I <sub>CC5</sub>	—	70 62 55	mA	2
Input Leakage Current (V <sub>SS</sub> < V <sub>in</sub> < V <sub>CC</sub> )	I <sub>lkg(I)</sub>	-10	10	μA	
Output Leakage Current (C <sub>AS</sub> at Logic 1, V <sub>SS</sub> < V <sub>out</sub> < V <sub>CC</sub> )	I <sub>lkg(O)</sub>	-10	10	μA	
Output Logic 1 Voltage (I <sub>out</sub> = -5 mA)	V <sub>OH</sub>	2.4	—	V	
Output Logic 0 Voltage (I <sub>out</sub> = 4.2 mA)	V <sub>OL</sub>	—	0.4	V	

**CAPACITANCE** (f = 1.0 MHz, T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5 V, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Typ	Max	Unit	Notes
Input Capacitance	A0-A8, D	—	5	pF	3
	R <sub>AS</sub> , C <sub>AS</sub> , W	—	7	pF	3
Output Capacitance (C <sub>AS</sub> = V <sub>IH</sub> to Disable Output)	Q	—	7	pF	3

**NOTES:**

- All voltages referenced to V<sub>SS</sub>.
- Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = IΔt/ΔV.

## AC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V ± 10%, T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)

## READ, WRITE, AND READ-MODIFY-WRITE CYCLES (See Notes 1, 2, 3, and 5)

Parameter	Symbol		MCM6256B-10		MCM6256B-12		MCM6256B-15		Unit	Notes
	Standard	Alternate	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t <sub>REL</sub>	t <sub>RC</sub>	190	—	220	—	260	—	ns	4, 5
Read-Write Cycle Time	t <sub>REL</sub>	t <sub>RWC</sub>	200	—	240	—	285	—	ns	4, 5
Read-Modify-Write Cycle Time	t <sub>REL</sub>	t <sub>RMW</sub>	220	—	260	—	310	—	ns	4, 5
Access Time from RAS	t <sub>RELQV</sub>	t <sub>RAC</sub>	—	100	—	120	—	150	ns	6, 7
Access Time from CAS	t <sub>CELQV</sub>	t <sub>CAC</sub>	—	50	—	60	—	75	ns	7, 8
Output Buffer and Turn-Off Delay	t <sub>CEHOZ</sub>	t <sub>OFF</sub>	5	25	5	30	5	36	ns	9
RAS Precharge Time	t <sub>REHREL</sub>	t <sub>RP</sub>	80	—	90	—	100	—	ns	—
RAS Pulse Width	t <sub>RELREH</sub>	t <sub>RAS</sub>	100	10,000	120	10,000	150	10,000	ns	—
CAS Pulse Width	t <sub>CELCEH</sub>	t <sub>CAS</sub>	50	10,000	60	10,000	75	10,000	ns	—
RAS to CAS Delay Time	t <sub>RELCEL</sub>	t <sub>RCD</sub>	25	50	25	60	25	75	ns	10
Row Address Setup Time	t <sub>AVREL</sub>	t <sub>ASR</sub>	0	—	0	—	0	—	ns	—
Row Address Hold Time	t <sub>RELAX</sub>	t <sub>RAH</sub>	15	—	15	—	15	—	ns	—
Column Address Setup Time	t <sub>AVCEL</sub>	t <sub>ASC</sub>	0	—	0	—	0	—	ns	—
Column Address Hold Time	t <sub>CELAX</sub>	t <sub>CAH</sub>	20	—	25	—	30	—	ns	—
Column Address Hold Time Referenced to RAS	t <sub>RELAX</sub>	t <sub>AR</sub>	70	—	85	—	105	—	ns	—
Transition Time (Rise and Fall)	t <sub>T</sub>	t <sub>T</sub>	3	50	3	50	3	50	ns	—
Read Command Setup Time	t <sub>WHCEL</sub>	t <sub>RCS</sub>	0	—	0	—	0	—	ns	—
Read Command Hold Time Referenced to CAS	t <sub>CEHWX</sub>	t <sub>RCH</sub>	0	—	0	—	0	—	ns	11
Read Command Hold Time Referenced to RAS	t <sub>REHWX</sub>	t <sub>RRH</sub>	10	—	15	—	20	—	ns	11
Write Command Hold Time	t <sub>CELWH</sub>	t <sub>WCH</sub>	20	—	25	—	30	—	ns	—
Write Command Hold Time Referenced to RAS	t <sub>RELWH</sub>	t <sub>WCR</sub>	70	—	85	—	105	—	ns	—
Write Command Pulse Width	t <sub>WLWH</sub>	t <sub>WP</sub>	20	—	25	—	30	—	ns	—
Write Command to RAS Lead Time	t <sub>WLREH</sub>	t <sub>RWL</sub>	25	—	35	—	45	—	ns	—
Write Command to CAS Lead Time	t <sub>WLCEH</sub>	t <sub>CWL</sub>	25	—	35	—	45	—	ns	—
Data in Setup Time	t <sub>DVCEL</sub>	t <sub>DS</sub>	0	—	0	—	0	—	ns	12
Data in Hold Time	t <sub>CELDX</sub>	t <sub>DH</sub>	20	—	25	—	30	—	ns	12
Data in Hold Time Referenced to RAS	t <sub>RELDX</sub>	t <sub>DHR</sub>	70	—	85	—	105	—	ns	—
CAS to RAS Precharge Time	t <sub>CEHREL</sub>	t <sub>CRP</sub>	10	—	10	—	10	—	ns	—
RAS Hold Time	t <sub>CELREH</sub>	t <sub>RSH</sub>	50	—	60	—	75	—	ns	—
Refresh Period	t <sub>RVRV</sub>	t <sub>RFSH</sub>	—	4	—	4	—	4	ms	—

(continued)

## NOTES:

1. V<sub>IH</sub> min and V<sub>IL</sub> max are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
2. An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transmit between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
4. The specifications for t<sub>RC</sub> (min) and t<sub>RMW</sub> (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T<sub>A</sub> ≤ 70°C) is assured.
5. AC measurements t<sub>T</sub> = 5.0 ns.
6. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max).
7. Measured with a current load equivalent to 2 TTL (−200 μA, +4 mA) loads and 100 pF with the data output trip points set at V<sub>OH</sub> = 2.0 V and V<sub>OL</sub> = 0.8 V.
8. Assumes that t<sub>RCD</sub> ≥ t<sub>RCD</sub> (max).
9. t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
10. Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
11. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.
12. These parameters are referenced to CAS leading edge in random write cycles and to WRITE leading edge in delayed write or read-modify-write cycles.


READ, WRITE, AND READ-MODIFY-WRITE CYCLES (Continued)

Parameter	Symbol		MCM6256B-10		MCM6256B-12		MCM6256B-15		Unit	Notes
	Standard	Alternate	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	$t_{WLC}$	$t_{WCS}$	0	—	0	—	0	—	ns	13
CAS to Write Delay	$t_{CELWL}$	$t_{CWD}$	30	—	40	—	50	—	ns	13
RAS to Write Delay	$t_{RELWL}$	$t_{RWD}$	80	—	100	—	125	—	ns	13
CAS Hold Time	$t_{RELCEH}$	$t_{CSH}$	100	—	120	—	150	—	ns	—
CAS Precharge Time	$t_{CEHCEL}$	$t_{CPN}$	15	—	20	—	25	—	ns	—
CAS Precharge Time (Page Mode Cycle Only)	$t_{CEHCEL}$	$t_{CP}$	40	—	50	—	60	—	ns	—
Page Mode Cycle Time	$t_{CELCEL}$	$t_{PC}$	100	—	120	—	145	—	ns	—
Page Mode Read-Write Cycle Time	$t_{CELCEL}$	$t_{PRWC}$	110	—	140	—	170	—	ns	—
Page Mode Read-Modify-Write Cycle Time	$t_{CELCEL}$	$t_{PRMW}$	130	—	160	—	195	—	ns	—
CAS Hold Time for CAS Before RAS Refresh	$t_{RELCEH}$	$t_{CHR}$	30	—	30	—	30	—	ns	—
CAS Setup Time for CAS Before RAS Refresh	$t_{RELCEL}$	$t_{CSR}$	10	—	10	—	10	—	ns	—
CAS Precharge to CAS Active Time	$t_{REHCEL}$	$t_{RPC}$	0	—	0	—	0	—	ns	—
CAS Precharge Time for CAS Before RAS Counter Test	$t_{CEHCEL}$	$t_{CPT}$	40	—	50	—	60	—	ns	—


NOTES:

- $t_{WCS}$ ,  $t_{CWD}$ , and  $t_{RWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if  $t_{WCS} \geq t_{CWD}$  (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{CWD} \geq t_{CWD}$  (min) and  $t_{RWD} \geq t_{RWD}$  (min), the cycle is read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


READ CYCLE TIMING




WRITE CYCLE TIMING




READ-WRITE/READ-MODIFY-WRITE CYCLE




PAGE MODE READ CYCLE




PAGE MODE WRITE CYCLE




PAGE MODE READ-WRITE/READ-MODIFY-WRITE CYCLE




RAS-ONLY REFRESH CYCLE  
(D, W, and A8 are Don't Care, CAS is High)




CAS-BEFORE RAS REFRESH CYCLE  
(W, D, and A0-A8 are Don't Care)



HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)





CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



## DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator pump to establish the correct bias voltage. This is to be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize the various dynamic nodes internal to the device. During an extended inactive state of the device (greater than 4 milliseconds with device powered up), the wake up sequence (8 active cycles) will be necessary to assure proper device operation.

## ADDRESSING THE RAM

The nine address pins on the device are time multiplexed with two separate 9-bit address fields that are strobed at the beginning of the memory cycle by two clocks (active negative) called the row address strobe ( $\overline{RAS}$ ) and the column address strobe ( $\overline{CAS}$ ). A total of eighteen address bits will decode one of the 262,144 cell locations in the device. The column address strobe follows the row address strobe by a specified minimum and maximum time called " $t_{RCD}$ ," which is the row to column strobe delay. This time interval is also referred to as the multiplex window which gives flexibility to a system designer to set up his external addresses into the RAM. These conditions have to be met for normal read or write cycles. This initial portion of the cycle accomplishes the normal addressing of the device. There are, however, two other variations in addressing the 256K RAM, one is called the  $\overline{RAS}$  only refresh cycle (described later) where an 8-bit row address field is presented on the input pins and latched by the  $\overline{RAS}$  clock. The most significant bit on Row Address A8 (pin 1) is not required for refresh. The other variation, which is called page mode, allows the user to column access the 512 bits within a selected row. (See **PAGE-MODE CYCLES** section.)

## READ CYCLE

A read cycle is referred to as a normal read cycle to differentiate it from a page mode read cycle, a read-while-write cycle, and read-modify-write cycle which are covered in a later section.

The memory read cycle begins with the row addresses valid and the  $\overline{RAS}$  clock transitioning from  $V_{IH}$  to the  $V_{IL}$  level. The  $\overline{CAS}$  clock must also make a transition from  $V_{IH}$  to the  $V_{IL}$  level at the specified  $t_{RCD}$  timing limits when the column addresses are latched. Both the  $\overline{RAS}$  and  $\overline{CAS}$  clocks trigger a sequence of events which are controlled by several delayed internal clocks. Also, these clocks are linked in such a manner that the access time of the device is independent of the address multiplex window. The only stipulation is that the  $\overline{CAS}$  clock must be active before or at the  $t_{RCD}$  maximum specification for an access (data valid) from the  $\overline{RAS}$  clock edge to be guaranteed ( $t_{RAC}$ ). If the  $t_{RCD}$  maximum condition is not met, the access ( $t_{CAC}$ ) from the  $\overline{CAS}$  clock active transition will determine read access time. The external  $\overline{CAS}$  signal is ignored until an internal  $\overline{RAS}$  signal is available. This gating feature on the  $\overline{CAS}$  clock will allow the external  $\overline{CAS}$  signal to become active as soon as the row address hold time ( $t_{RAH}$ ) specification has been met and defines the  $t_{RCD}$  minimum specification. The time difference between  $t_{RCD}$  minimum and  $t_{RCD}$  maximum can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the  $\overline{CAS}$  clock.

Once the clocks have become active, they must stay active for the minimum ( $t_{RAS}$ ) period for the  $\overline{RAS}$  clock and the

minimum ( $t_{CAS}$ ) period for the  $\overline{CAS}$  clock. The  $\overline{RAS}$  clock must stay inactive for the minimum ( $t_{RP}$ ) time. The former is for the completion of the cycle in progress, and the latter is for the device internal circuitry to be precharged for the next active cycle.

Data out is not latched and is valid as long as the  $\overline{CAS}$  clock is active; the output will switch to the three-state mode when the  $\overline{CAS}$  clock goes inactive. To perform a read cycle, the write ( $\overline{W}$ ) input must be held at the  $V_{IH}$  level from the time the  $\overline{CAS}$  clock makes its active transition ( $t_{RCS}$ ) to the time when it transitions into the inactive ( $t_{RCH}$ ) mode.

## WRITE CYCLE

A write cycle is similar to a read cycle except that the Write ( $\overline{W}$ ) clock must go active ( $V_{IL}$  level) at or before the  $\overline{CAS}$  clock goes active at a minimum  $t_{WCS}$  time. If the above condition is met, then the cycle in progress is referred to as an early write cycle. In an early write cycle, the write clock and the data in are referenced to the active transition of the  $\overline{CAS}$  clock edge. There are two important parameters with respect to the write cycle: the column strobe to write lead time ( $t_{CWL}$ ) and the row strobe to write lead time ( $t_{RWL}$ ). These define the minimum time that  $\overline{RAS}$  and  $\overline{CAS}$  clocks need to be active after the write operation has started ( $\overline{W}$  clock at  $V_{IL}$  level).

It is also possible to perform a late write cycle. For this cycle the write clock is activated after the  $\overline{CAS}$  goes low which is beyond  $t_{WCS}$  minimum time. Thus the parameters  $t_{CWL}$  and  $t_{RWL}$  must be satisfied before terminating this cycle. The difference between an early write cycle and a late write cycle is that in a late write cycle the write ( $\overline{W}$ ) clock can occur much later in time with respect to the active transition of the  $\overline{CAS}$  clock. This time could be as long as 10 microseconds — [ $t_{RWL} + t_{RP} + 2t_{T}$ ].

At the start of an early write cycle, the data out is in a high impedance condition and remains inactive throughout the cycle. The data out remains three-state because the active transition of the write ( $\overline{W}$ ) clock prevents the  $\overline{CAS}$  clock from enabling the data-out buffers. The three-state condition (high impedance) of the data out pin during a write cycle can be effectively utilized in systems that have a common input/output bus. The only stipulation is that the system use only early write mode operations for all write cycles to avoid bus contention.

## READ-MODIFY-WRITE AND READ-WHILE-WRITE CYCLES

As the name implies, both a read and a write cycle are accomplished at a selected bit during a single access. The read-modify-write cycle is similar to the late write cycle discussed above.

For the read-modify-write cycle a normal read cycle is initiated with the write ( $\overline{W}$ ) clock at the  $V_{IH}$  level until the read data occurs at the device access time ( $t_{RAC}$ ). At this time the write ( $\overline{W}$ ) clock is asserted. The data in is setup and held with respect to the active edge of the write clock. The cycle described assumes a zero modify time between read and write.

Another variation of the read-modify-write cycle is the read-while-write cycle. For this cycle,  $t_{CWD}$  plays an important role. A read-while-write cycle starts as a normal read cycle with the write ( $\overline{W}$ ) clock being asserted at minimum  $t_{CWD}$  time, depending upon the application. This results in starting a write operation to the selected cell even before data out

occurs. The minimum specification on  $t_{CWD}$  assures that data out does occur. In this case, the data in is set up with respect to write ( $\overline{W}$ ) clock active edge.

### PAGE-MODE CYCLES

Page mode operation allows fast successive data operations at the 512 column locations on a given row. Page access ( $t_{CAC}$ ) is typically half the regular  $\overline{RAS}$  clock access ( $t_{RAC}$ ) on the Motorola 256K dynamic RAM. Page mode operation consists of holding the  $\overline{RAS}$  clock active while cycling the  $\overline{CAS}$  clock to access the column locations determined by the 9-bit column address field.

The page cycle is always initiated with a row address being provided and latched by the  $\overline{RAS}$  clock, followed by the column address and  $\overline{CAS}$  clock. From the timing illustrated, the initial cycle is a normal read or write cycle, that has been previously described, followed by the shorter  $\overline{CAS}$  cycles ( $t_{PC}$ ). The  $\overline{CAS}$  cycle time ( $t_{PC}$ ) consists of the  $\overline{CAS}$  clock active time ( $t_{CAS}$ ), and  $\overline{CAS}$  clock precharge time ( $t_{CP}$ ) and two transitions. In addition to read and write cycles, a read-modify-write cycle can also be performed in a page mode operation. For a read-modify-write or read-while-write type cycle, the conditions normal to that mode of operation will apply in the page mode also. In practice, any combination of read, write and read-modify-write cycles can be performed to suit a particular application.

### REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Therefore, to retain the correct information, the bits need to be refreshed at least once every 4 milliseconds. This is accomplished by sequentially cycling through the 256 row address locations every 4 milliseconds, (i.e., at least one row every 15.6 microseconds like the 64K dynamic RAM). A normal read or write operation to the RAM will serve to refresh all the bits (1024) associated with the particular rows decoded.

#### $\overline{RAS}$ -Only Refresh

In this refresh method, the system must perform a  $\overline{RAS}$ -only cycle on 256 row addresses every 4 milliseconds. The row addresses are latched in with the  $\overline{RAS}$  clock, and the

associated internal row locations are refreshed. As the heading implies, the  $\overline{CAS}$  clock is not required and must be inactive or at a  $V_{IH}$  level.

#### $\overline{CAS}$ Before $\overline{RAS}$ Refresh

This refresh cycle is initiated when  $\overline{RAS}$  falls, after  $\overline{CAS}$  has been low (by  $t_{CSR}$ ). This activates the internal refresh counter which generates the address to be refreshed. Externally applied addresses are ignored during the automatic refresh cycle. If the output buffer was off before the automatic refresh cycle, the output will stay in the high impedance state. If the output was enabled by  $\overline{CAS}$  in the previous cycle, the data out will be maintained during the automatic refresh cycle as long as  $\overline{CAS}$  is held active (hidden refresh).

#### Hidden Refresh

The hidden refresh method allows refresh cycles to be performed while maintaining valid data at the output pin. Hidden refresh is performed by holding  $\overline{CAS}$  at  $V_{IL}$  and taking  $\overline{RAS}$  high and after a specified precharge period ( $t_{RP}$ ), executing a  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle. (See Figure 1.)

#### $\overline{CAS}$ BEFORE $\overline{RAS}$ REFRESH COUNTER TEST

The internal refresh operation of MCM6256B can be tested by  $\overline{CAS}$  before  $\overline{RAS}$  refresh counter test. This cycle performs read/write operation taking the internal counter address as row address and the input address as column address.

The test is performed after a minimum of 8  $\overline{CAS}$  before  $\overline{RAS}$  cycles as initialization cycles. The test procedure is as follows.

1. Write a "0" into all memory cells.
2. Select any column address and read the "0"s written in step 1. Write a "1" into each cell of the selected column by performing  $\overline{CAS}$  before  $\overline{RAS}$  Refresh Counter Test Read-Write Cycle (see timing diagram). Repeat 256 times.
3. Read the "1"s (use a normal read mode) written in step 2.
4. Select the same column address as step 2, read the "1"s and write a "0" into each cell by performing  $\overline{CAS}$  before  $\overline{RAS}$  Refresh Counter Test Read-Write Cycle (see timing diagram). Repeat 256 times.
5. Read the "0"s (use a normal read mode) written in step 4.
6. Repeat steps 1 through 5 using complement data.





Figure 1. Hidden Refresh Cycle

# MCM6256B

2

## ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers — MCM6256BP10  
MCM6256BP12  
MCM6256BP15