
POWER SUPPLY DECOUPLING/DISTRIBUTION

It is recommended that a $0.1\mu F$ ceramic capacitor be connected between V_{DD} and V_{SS} at every other device in the memory array. A $0.1\mu F$ ceramic capacitor should also be connected between V_{BB} and V_{SS} at every other device (preferably the alternate devices to the V_{DD} decoupling). For each 16 devices, a $10\mu F$ tantalum or equivalent capacitor should be connected between V_{DD} and V_{SS} near the array. An equal or slightly smaller bulk capacitor is also recommended between V_{BB} and V_{SS} for every 32 devices.

The V_{CC} supply is connected only to the 2109 output buffer and is not used internally. The load current from the V_{CC} supply is dependent only upon the output loading and is associated with the input high level current to a TTL gate and the output leakage currents of any OR-tied 2109's (typically $100\mu\text{A}$ or less total). Intel recommends that a 0.1 or $0.01\mu\text{F}$ ceramic capacitor be connected between V_{CC} and V_{SS} for every eight memory devices.

Due to the high frequency characteristics of the current waveforms, the inductance of the power supply distribution system on the array board should be minimized. It is recommended that the V_{DD}, V_{BB}, and V_{SS} supply lines be gridded both horizontally and vertically at each device in the array. This technique allows use of double sided circuit boards with noise performance equal to or better than multi-layered circuit boards.




DECOUPLING CAPACITORS D = $0.1\mu F$ TO V_{DD} TO V_{SS} B = $0.1\mu F$ V_{BB} TO V_{SS} C = $0.01\mu F$ V_{CC} TO V_{SS}

SAMPLE P.C. BOARD LAYOUT EMPLOYING VERTICAL AND HORIZONTAL GRIDDING ON ALL POWER SUPPLIES.

8K UPGRADE FOR 4K SYSTEMS

The 2109 can be used to upgrade existing 4K (Intel 2104A) memory systems with minimal redesign. The 2109 maintains many of the features of the 4K RAMs. For example, the latched data output of the 4Ks can be emulated by holding CAS low to maintain data out valid. Hidden refresh capability for the 4Ks is also maintained with the 2109. The 64 cycle refresh operation of the 2109 makes it compatible with 4K systems.

To upgrade a 4K system to accept the 2109, an extra memory address multiplexer must be implemented to replace the Chip Select (\overline{CS}) input of the 4Ks. The replacement circuitry is shown in the figure below, and involves some gating to control the output of the multiplexer during row and column address valid periods and also some control to handle the multiplexer during refresh operation.



APPLICATIONS

The 2109 is packaged in a standard 16-pin DIP by multiplexing 14 address bits onto 7 input pins (A_0 - A_6). The 7 bit address words are latched into the 2109 by two TTL clocks, Row Address Strobe (\overline{RAS}) and Column Address Strobe (\overline{CAS}). Since the 2109 is an 8K memory device, only 13 of the 14 address bits are required and the 14th address bit must be at V_{IH} (for S6000, S6002, S6064 or S6066) or V_{IL} (for S6001, S6003, S6065 or S6067) during Row Address Valid. This means it is not possible to simply tie input pin A_6 high or low, since it supplies two system addresses to the memory array. Input pin A_6 must be at the appropriate level (determined by the "S"-specification) during the row address valid period and then changed to the proper high order address during the column address valid period.

READ CYCLE

A Read cycle is performed by maintaining Write Enable (WE) high during a RAS/CAS operation. The output pin of a selected device will remain in a high impedance state until valid data appears at the output at access time.

Device access time, tACC, is the longer of the two calculated intervals:

1. $t_{ACC} = t_{RAC} OR$ 2. $t_{ACC} = t_{RCD} + t_{CAC}$

Access time from RAS, trac, and access time from CAS, tcac, are device parameters. Row to column address strobe delay time, trcd, are system dependent timing parameters. For example, substituting the device parameters of the 2109-3 yields:

- 3. $t_{ACC} = t_{RAC} = 200 nsec for 25 nsec \le t_{RCL} \le 65 nsec$ OR
- 4. $t_{ACC} = t_{RCD} + t_{CAC} = t_{RCD} + 135$ for $t_{RCD} > 65$ nsec

Note that if 25nsec \leq tRCD \leq 65nsec device access time is determined by equation 3 and is equal to tRAC. If tRCL \geq 65nsec, access time is determined by equation 4. This 40nsec interval (shown in the tRCD inequality in equation 3) in which the falling edge of CAS can occur without affecting access time is provided to allow for system timing skew in the generation of CAS.

REFRESH CYCLES

Each of the 64 rows of the 2109 must be refreshed every 2 milliseconds to maintain data. Any memory cycle:

- 1. Read Cycle
- Write Cycle (Early Write, Delayed Write or Read-Modify-Write)
- 3. RAS-only Cycle

refreshes the selected row as defined by the low order (\overline{RAS}) addresses. A_6 must be held at the proper level $(V_{IH}$ or V_{IL} depending on specification) to perform 64 cycle refresh operation, but may be driven high and low for 128 cycle \overline{RAS} -only refresh without affecting device data retention. Any Write cycle, of course, may change the state of the selected cell. Using a Read, Write, or Read-Modify-Write cycle for refresh is not recommended for systems which utilize "wire-OR" outputs since output bus contention will occur.

A $\overline{\text{RAS}}$ -only refresh cycle is the recommended technique for most applications to provide for data retention. A $\overline{\text{RAS}}$ -only refresh cycle maintains the D_{OUT} in the high impedance state with a typical power reduction of 20% over a Read or Write cycle.

RAS/CAS TIMING

RAS and CAS have minimum pulse widths as defined by tras and tras respectively. These minimum pulse widths must be maintained for proper device operation and data integrity. A cycle, once begun by driving RAS and/or CAS low must not be ended or aborted prior to fulfilling the minimum clock signal pulse width(s). A new cycle can not begin until the minimum precharge time, trap, has been met.

DATA OUTPUT OPERATION


The 2109 Data Output (D_{OUT}), which has three-state capability, is controlled by CAS. During CAS high state (CAS at V_{IH}) the output is in the high impedance state. The following table summarizes the D_{OUT} state for various types of cycles.

Intel 2109 Data Output Operation for Various Types of Cycles

Type of Cycle	D _{OUT} State				
Read Cycle	Data From Addressed				
	Memory Cell				
Fast Write Cycle	HI-Z				
RAS-Only Refresh Cycle	HI-Z				
CAS-Only Cycle	HI-Z				
Read/Modify/Write Cycle	Data From Addressed				
	Memory Cell				
Delayed Write Cycle	Indeterminate				

HIDDEN REFRESH

A feature of the 2109 is that refresh cycles may be performed while maintaining valid data at the output pin. This feature is referred to as Hidden Refresh. Hidden Refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period (t_{RP}), executing a " $\overline{\text{RAS}}$ -Only" refresh cycle, but with $\overline{\text{CAS}}$ held low (see Figure below).




This feature allows a refresh cycle to be "hidden" among data cycles without affecting the data availability.


POWER ON

The 2109 requires no power on sequence providing absolute maximum ratings are not exceeded. After the application of supply voltages or after extended periods of bias (greater than 2 milliseconds) without clocks, the device must perform a minimum of eight initialization cycles (any combination of cycles containing a RAS clock, such as RAS-Only refresh) prior to normal operation.

PAGE MODE WRITE CYCLE



PAGE MODE READ-MODIFY-WRITE CYCLE



NOTES: 1.2. VIH MIN AND VIL MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.

- 3.4. V_{OH MIN} AND V_{OL MAX} ARE REFERENCE LEVELS FOR MEASURING TIMING OF D_{OUT}.

 5. t_{OFF} IS MEASURED TO lout | |lo|.

 - 6. tos and toh are referenced to cas or we, whichever occurs last.
 7. torp requirement is only applicable for ras/cas cycles preceeded by a cas-only cycle (i.e., for systems where cas has not been decoded with ras).

D.C. AND A.C. CHARACTERISTICS, PAGE MODE [7,8,11]


 $T_A = 0$ °C to 70°C, $V_{DD} = 12V\pm10\%$, $V_{CC} = 5V\pm10\%$, $V_{BB} = -5V\pm10\%$, $V_{SS} = 0V$, unless otherwise noted. For Page Mode Operation order: 2109-3* S6064, S6065 or 2109-4* S6066, S6067.

Symbol	Parameter	21 S6064	2109-4 \$6066,\$6067		 		
		Min.	Max.	Min.	Max.	Unit	Notes
tPC	Page Mode Read or Write Cycle	225		275		ns	
tPCM	Page Mode Read Modify Write	270		340		ns	
tcp	CAS Precharge Time, Page Cycle	80		100		ns	
trpm	RAS Pulse Width, Page Mode	200	10,000	250	10,000	ns	
tcas	CAS Pulse Width	135	10,000	165	10,000	ns	
IDD4	V _{DD} Supply Current Page Mode, Minimum t _{PC} , Minimum t _{CAS}		30		26	mA	9

^{*}S6064, S6066: A6 at VIH during Row Address Valid. S6065, S6067: A6 at VIL during Row Address Valid.

WAVEFORMS

PAGE MODE READ CYCLE




NOTES: 1,2. VIH MIN AND VIL MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.


- 3,4. $V_{OH\ MIN}$ AND $V_{OL\ MAX}$ ARE REFERENCE LEVELS FOR MEASURING TIMING OF D_{OUT}
- 5. toff IS MEASURED TO IOUT . IILO
- 6. tach is referenced to the trailing edge of CAS or RAS, whichever occurs first.
- 7. ALL VOLTAGES REFERENCED TO V_{SS} . 8. AC CHARACTERISTIC ASSUME $t_{T} = 5 \text{ns}$
- 9. SEE THE TYPICAL CHARACTERISTICS SECTION FOR VALUES OF THIS PARAMETER UNDER ALTERNATE CONDITIONS.
- 10. t_{GRP} REQUIREMENT IS ONLY APPLICABLE FOR RAS/CAS CYCLES PRECEEDED BY A CAS-ONLY CYCLE (i.e., FOR SYSTEMS WHERE CAS HAS NOT BEEN DECODED WITH RAS). 11. ALL PREVIOUSLY SPECIFIED A.C. AND D.C. CHARACTERISTICS ARE APPLICABLE TO THEIR RESPECTIVE PAGE MODE DEVICE (i.e., 2109-3, S6064 OR S6065 WILL OPERATE AS A 2109-3).

TYPICAL CHARACTERISTICS [1]


GRAPH 10 TYPICAL RAS ONLY REFRESH CURRENT IDD3 VS. tRC




GRAPH 11
TYPICAL RAS ONLY
REFRESH CURRENT
IDD3 VS. VDD




GRAPH 12
TYPICAL RAS ONLY
REFRESH CURRENT
IDD3 VS. AMBIENT TEMPERATURE




GRAPH 13
TYPICAL PAGE MODE CURRENT
IDD4 VS. tPC




GRAPH 14
TYPICAL PAGE MODE CURRENT
IDD4 VS. VDD




GRAPH 15
TYPICAL PAGE MODE CURRENT
IDD4 VS. AMBIENT TEMPERATURE



GRAPH 16
TYPICAL OUTPUT SOURCE CURRENT
IOH VS. OUTPUT VOLTAGE VOH



GRAPH 17
TYPICAL OUTPUT SINK CURRENT
IOL VS. OUTPUT VOLTAGE VOL




NOTES:

- The cycle time, V_{DD} supply voltage, and ambient temperature dependence of I_{DD1}, I_{DD2}, I_{DD3} and I_{DD4} is shown in related graphs. Common points of related curves are indicated:
 - I_{DD1} @ V_{DD} = 13.2V, T_A = 0"C
 - I_{DD2} or I_{DD3} @ t_{RAS} = 200ns, t_{RC} = 375ns, V_{DD} = 12.0V, T_A = 25°C
 - Arr I_{DD2} or I_{DD3} @ t_{RAS} = 500ns, t_{RC} = 750ns, V_{DD} = 12.0V, T_A = 25°C
 - \square I_{DD4} @ t_{CAS} = 135ns, tp_C = 225ns, V_{DD} = 12.0V, T_A = 25°C
 - Δ = 1_{DD4} @ t_{CAS} = 350ns, t_{PC} = 500ns, V_{DD} = 12.0V, T_{A} = 25°C


The typical I_{DD} current for a given combination of cycle time, V_{DD} supply voltage and ambient temperature may be determined by combining the effects of the appropriate family of curves.

TYPICAL CHARACTERISTICS[1]




WAVEFORMS


READ-MODIFY-WRITE CYCLE



RAS-ONLY REFRESH CYCLE




HIDDEN REFRESH CYCLE



NOTES: 1,2. V_{IH MIN} AND V_{IL MAX} ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.

1.2. VIH MIN AND VIL MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS
3.4. VOH MIN AND VOL MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF D_{OUT}.
5. top: IS MEASURED TO I_{OUT} ← |I_{LO}...
6. top: AND topH ARE REFERENCED TO CAS OR WE. WHICHEVER OCCURS LAST.
7. trich IS REFERENCED TO THE TRAILING EDGE OF CAS OR RAS, WHICHEVER OCCURS FIRST.
8. top: REGUIREMENT IS ONLY APPLICABLE FOR RAS/CAS CYCLES PRECEEDED BY A CAS-ONLY CYCLE (i.e., FOR SYSTEMS WHERE CAS HAS NOT BEEN DECODED WITH RAS).

WAVEFORMS



A.C. CHARACTERISTICS NOTES (From Previous Page)

- 1. All voltages referenced to Vss.
- 2. Eight cycles are required after power-up or prolonged periods (greater than 2ms) of RAS inactivity before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- 3. A.C. Characteristics assume $t_T = 5ns$
- 4. Assume that $t_{RCD} \le t_{RCD}$ (max.). If t_{RCD} is greater than t_{RCD} (max.) then tRAC will increase by the amount that tRCD exceeds tech (max.).
- 5. Load = 2 TTL loads and 100pF.
- 6. Assumes t_{RCD} ≥ t_{RCD} (max.).

- 7. t_{RCD} (max.) is specified as a reference point only; if t_{RCD} is less than t_{RCD} (max.) access time is t_{RAC}, if t_{RCD} is greater than t_{RCD} (max.) access time is tRCD + tCAC.
- 8. tr is measured between VIH (min.) and VIL (max.).
- 9. twcs, tcwb and tawb are specified as reference points only. If $t_{WCS} \ge t_{WCS}$ (min.) the cycle is an early write cycle and the data out pin will remain high impedance throughout the entire cycle. If tcwD ≥ tcwD (min.) and tRwD ≥ tRWD (min.), the cycle is a read-modify-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.

A.C. CHARACTERISTICS^[1,2,3]


 $T_A = 0$ °C to 70 °C, $V_{DD} = 12V \pm 10\%$, $V_{CC} = 5V \pm 10\%$, $V_{BB} = -5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted.

READ, WRITE, READ-MODIFY-WRITE AND REFRESH CYCLES

Symbol	Parameter		09-3 0,S6001 Max.		09-4 2,S6003 Max.	Unit	Notes
trac	Access Time From RAS		200		250	ns	4,5
tcac	Access Time From CAS		135		165	ns	4,5,6
tref	Time Between Refresh		2		2	ms	
tap	RAS Precharge Time	120		150		ns	
topn	CAS Precharge Time(non-page cycles)	25		25		ns	
torp	CAS to RAS Precharge Time	-20		-20		ns	
tRCD	RAS to CAS Delay Time	25	65	35	85	ns	7
trsh	RAS Hold Time	135		165		ns	
tcsн	CAS Hold Time	200		250		ns	
tasa	Row Address Set-Up Time	0		0		ns	
trah	Row Address Hold Time	25		35		ns	
tasc	Column Address Set-Up Time	-10		-10		ns	
tcah	Column Address Hold Time	55		75		ns	
tar	Column Address Hold Time, to RAS	120		160		ns	
tT	Transition Time (Rise and Fall)	3	50	3	50	ns	8
toff	Output Buffer Turn Off Delay	0	60	0	70	ns	
AD AND	REFRESH CYCLES						
tRC	Random Read Cycle Time	375		410		ns	
tras	RAS Pulse Width	200	10000	250	10000	ns	
tcas	CAS Pulse Width	135	10000	165	10000	ns	
tRCS	Read Command Set-Up Time	0		0		ns	
trch	Read Command Hold Time	0		0		ns	
ITE CY	CLE			•			
trc	Random Write Cycle Time	375		410		ns	
tras	RAS Pulse Width	200	10000	250	10000	ns	
tcas	CAS Pulse Width	135	10000	165	10000	ns	
twcs	Write Command Set-Up Time	-20		-20		ns	9
twch	Write Command Hold Time	55		75		ns	
twcn	Write Command Hold Time, to RAS	120		160		ns	
twp	Write Command Pulse Width	55		75		ns	
trwL	Write Command to RAS Lead Time	80	 	100		ns	
tcwL	Write Command to CAS Lead Time	80		100		ns	
tos	Data-In Set-Up Time	0		0		ns	
toh	Data-In Hold Time	55		75		ns	
tohr	Data-In Hold Time, to RAS	120		160		ns	
AD-MOI	DIFY-WRITE CYCLE						
trwc	Read-Modify-Write Cycle Time	375		475		ns	
		245	10000	305	10000	ns	
	I RIVIVI CYCIE RAS PUISE WINTH				. 5555		1
taaw	RMW Cycle RAS Pulse Width RMW Cycle CAS Pulse Width		10000	230	10000	ns	1
	RMW Cycle CAS Pulse Width RAS to WE Delay	180	10000	230 200	10000	ns ns	9

Notes: See following page for A.C. Characteristics Notes.

TYPICAL SUPPLY CURRENT WAVEFORMS



Typical power supply current waveforms vs. time are shown for the RAS/CAS timings of Read/Write, Read/Write (Long RAS/CAS), and RAS-only refresh cycles. IDD and IBB current transients at the RAS and CAS edges require adequate decoupling of these supplies. Decoupling recommendations are provided in the Applications section.

The effects of cycle time, V_{DD} supply voltage and ambient temperature on the I_{DD} current are shown in graphs included in the Typical Characteristics Section. Each family of curves for I_{DD1} , I_{DD2} , and I_{DD3} is related by a common point at $V_{DD}=12.0V$ and $T_A=25^{\circ}C$ for two given transpulse widths. The typical I_{DD} current for a given condition of cycle time, V_{DD} and T_A can be determined by combining the effects of the appropriate family of curves.

CAPACITANCE[1]

 $T_A=25^{\circ}C,\ V_{DD}=12V\pm10\%,\ V_{CC}=5V\pm10\%,\ V_{BB}=-5V\pm10\%,\ V_{SS}=0V,\ unless\ otherwise\ specified.$

Symbol	Parameter	Тур.	Max.	Unit
C _{I1}	Address, Data In	3	5	pF
C _{I2}	RAS Capacitance, WE Capacitance	4	7	pF
C _{i3}	CAS Capacitance	6	10	pF
Co	Data Output Capacitance	4	7	pF

NOTES:

^{1.} Capacitance measured with Boonton Meter or effective capacitance calculated from the equation: $C = \frac{|\Delta t|}{\Delta V}$ with ΔV equal to 3 volts and power supplies at nominal levels.

2109 FAMILY

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias10° C to ±80° C
Storage Temperature65° C to +150° C
Voltage on Any Pin Relative to VBB
$(V_{SS} - V_{BB} \ge 4V)$ 0.3V to +20V
Data Out Current 50mA
Power Dissination 1 0W

*COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS^[1,2]

 $T_A = 0$ °C to 70°C, $V_{DD} = 12V \pm 10\%$, $V_{CC} = 5V \pm 10\%$, $V_{BB} = -5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted.

	Parameter	Limits					
Symbol		Min.	Typ. [3]	Max.	Unit	Test Conditions	Notes
1	Input Load Current (any input)		0.1	10	μА	V _{IN} =V _{SS} to 7.0V, V _{BB} =-5.0V	
ILOI	Output Leakage Current for High Impedance State		0.1	10	μΑ	Chip Deselected: CAS at V _{IH} , V _{OUT} = 0 to 5.5V	
I _{DD1}	V _{DD} Supply Current, Standby			1.5	mA	CAS and RAS at V _{IH}	4
I _{BB1}	V _{BB} Supply Current, Standby		1.0	50	μА		
ICC1	Vcc Supply Current, Output Deselected		0.1	10	μА	CAS at V _{IH}	5
I _{DD2}	V _{DD} Supply Current, Operating			35	mA	2109-3, t _{RC} = 375ns, t _{RAS} = 200ns	4
				33	mA	2109-4, t _{RC} = 410ns, t _{RAS} = 250ns	4
I _{BB2}	VBB Supply Current, Operating, RAS-Only Refresh, Page Mode		150	300	μΑ	T _A = 0°C	
I _{DD3}	V _{DD} Supply Current, RAS-Only			27	mA	2109-3, t _{RC} = 375ns, t _{RAS} = 200ns	4
	Refresh			26	mA	2109-4, t _{RC} = 410ns, t _{RAS} = 250ns	4
I _{DD5}	V _{DD} Supply Current, Standby, Output Enabled		1.5	3	mA	CAS at VIL, RAS at VIH	
VIL	Input Low Voltage (all inputs)	-1.0		0.8	V		
V _{IH}	Input High Voltage (all inputs)	2.4		6.0	V		
VoL	Output Low Voltage			0.4	V	I _{OL} = 4.2mA	4
Vон	Output High Voltage	2.4			V	I _{OH} = -5mA	4

NOTES:

- 1. All voltages referenced to Vss.
- 2. No power supply sequencing is required. However, V_{DD}, V_{CC} and V_{SS} should never be more negative than -0.3V with respect to V_{BB} as required by the absolute maximum ratings.
- 3. Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltages.
- 4. See the Typical Characteristics Section for values of this parameter under alternate conditions.
- 5. Icc is dependent on output loading when the device output is selected. V_{CC} is connected to the output buffer only. V_{CC} may be reduced to V_{SS} without affecting refresh operation or maintenance of internal device data.



2109 FAMILY 8,192 x 1 BIT DYNAMIC RAM

	2109-3 \$6000,\$6001	2109-4 S6002,S6003
Maximum Access Time (ns)	200	250
Read, Write Cycle (ns)	375	410
Read-Modify-Write Cycle (ns)	375	475

- 8K RAM, Industry Std. 16-Pin Package
- ±10% Tolerance on All Power Supplies: +12V, +5V, -5V
- Low Power: 462mW Max. Operating, 20mW Max. Standby
- Low I_{DD} Current Transients
- All Inputs, Including Clocks, TTL Compatible
- Non-Latched Output is Three-State, TTL Compatible
- RAS Only Refresh
- 64 Refresh Cycles Required Every 2ms
- Page Mode Capability
- CAS Controlled Output

Allows Hidden Refresh

The Intel® 2109 is a 8,192 word by 1-bit Dynamic MOS RAM which is pin compatible with the industry standard 16K dynamic RAMs. The 2109 is manufactured with the same masks as the Intel® 2117 and is fabricated with Intel's standard two layer polysilicon NMOS technology — a production proven process for high reliability, high performance, and high storage density. As is shown in the block diagram below, the device is organized as two 8K arrays separated by sense amplifiers and column decoders. The selected 8K array is tested for all of the A.C. and D.C. characteristics necessary to permit the 2109 to be considered a functionally compatible 8K version of the 16K device.

The 2109 uses a single transistor dynamic storage cell and advanced dynamic circuitry to achieve high speed with low power dissipation. The circuit design minimizes the current transients typical of dynamic RAM operation. These low current transients and $\pm 10\%$ tolerance on all power supplies contribute to the high noise immunity of the 2109 in a system environment.

The 2109 is available as either an "upper" or "lower" half of the 2117. Row Address 6 (A_6) selects the operating half, and is $V_{\rm IH}$ for S6000, S6002, S6064 and S6066 specifications and A_6 is $V_{\rm IL}$ for S6001, S6003, S6065 and S6067 specifications.

The 2109 three-state output is controlled by Column Address Strobe (\overline{CAS}) independent of Row Address Strobe (\overline{RAS}). After a valid read or read-modify-write cycle, data is latched on the output by holding \overline{CAS} low. The data out pin is returned to the high impedance state by returning \overline{CAS} to a high state. The 2109 hidden refresh feature allows \overline{CAS} to be held low to maintain latched data while \overline{RAS} is used to execute \overline{RAS} -Only refresh cycles.

The single transistor storage cell requires refreshing for data retention. Refreshing is accomplished by performing RAS-Only refresh cycles, hidden refresh cycles, or normal read or write cycles on the 64 row address combinations of A₀ through A₅. A₆ must be at its proper state (V_{IH} or V_{IL} depending on the device specification) for 64 cycle refresh. A write cycle will refresh stored data on all bits of the selected row except the bit which is addressed.

