


262 144-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

TEXAS INSTR (ASIC/MEMORY)

SGMS005D—MAY 1986—REVISED FEBRUARY 1993

- **Military Operating Temperature**
Range . . . -55°C to 125°C
- **MIL-STD-883C Class B**
High-Reliability Processing
- **Organization . . . 32K × 8**
- **Single 5-V Power Supply**
- **Pin Compatible With Existing 128K and 256K EPROMs**
- **All Inputs/Outputs Fully TTL Compatible**
- **Max Access/Min Cycle Times**

'27C256-15	150 ns
'27C256-17	170 ns
'27C256-20	200 ns
'27C256-25	250 ns
'27C256-30	300 ns
- **HVCMOS Technology**
- **3-State Output Buffers**
- **400 mV Minimum DC Noise Immunity With Standard TTL Loads**
- **Low Power Dissipation**
 - Active . . . 138 mW Worst Case
 - Standby . . . 1.7 mW Worst Case (CMOS Input Levels)

J PACKAGE†
(TOP VIEW)

† Package is shown for pinout reference only.

PIN NOMENCLATURE

A0–A14	Address Inputs
E	Chip Enable/Power Down
G	Output Enable
GND	Ground
Q0–Q7	Outputs
VCC	5-V Power Supply
Vpp	Output Enable

description

The SMJ27C256 series are 262 144-bit, ultraviolet-light erasable, electrically programmable read-only memories. These devices are fabricated using HVCMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 54 TTL circuits without the use of external pullup resistors, and each output can drive one Series 54 TTL circuit without external resistors. The data outputs are three-state for connecting multiple devices to a common bus. The SMJ27C256 is pin compatible with 28-pin 256K ROMs and EPROMs. They are offered in a 600 mil dual-in-line ceramic package (J suffix) rated for operation from -55°C to 125°C.

Since these EPROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other 12–13 V supply is needed for programming, but all programming signals are TTL level. These devices are programmable by either Fast or SNAP! Pulse programming algorithms. The Fast programming algorithm uses a V_{PP} of 12.5 V and a V_{CC} of 6 V for a nominal programming time of two minutes. The SNAP! Pulse programming algorithm uses a V_{PP} of 13 V and a V_{CC} of 6.5 V for a nominal programming time of four seconds. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

operation

The seven modes of operation for the SMJ27C256 are listed in the following table. Read mode requires a single 5-V supply. All inputs are TTL level except for V_{PP} during programming (12.5 V for Fast, or 13 V for SNAP! Pulse) and 12 V on A9 for signature mode.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS
INSTRUMENTS

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

Copyright © 1993, Texas Instruments Incorporated

9-253

FUNCTION (PINS)	MODE							
	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT	SIGNATURE MODE	
\bar{E} (20)	V _{IL}	V _{IL}	V _{IH}	V _{IL}	V _{IH}	V _{IH}	V _{IL}	
\bar{G} (22)	V _{IL}	V _{IH}	X [†]	V _{IH}	V _{IL}	X	V _{IL}	
V _{PP} (1)	V _{CC}	V _{CC}	V _{CC}	V _{PP}	V _{PP}	V _{PP}	V _{CC}	
V _{CC} (28)	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	
A ₉ (24)	X	X	X	X	X	X	V _{IH} [‡] V _{IH} [‡]	
A ₀ (10)	X	X	X	X	X	X	V _{IL} V _{IH}	
Q ₀ –Q ₇ (11–13, 15–19)	Data Out	HI-Z	HI-Z	Data In	Data Out	HI-Z	CODE	
							MFG	DEVICE
							97	04

[†] X can be V_{IL} or V_{IH}.

[‡] V_{IH} = 12 V ± 0.5 V.

read/output disable

When the outputs of two or more SMJ27C256s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of the selected SMJ27C256, a low-level signal is applied to the \bar{E} and \bar{G} pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins Q₀ through Q₇.

latchup immunity

Latchup immunity on the SMJ27C256 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the EPROM is interfaced to industry standard TTL or MOS logic devices. Input/output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001; "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family."

powerdown

Active I_{CC} supply current can be reduced from 25 mA to 500 μ A (TTL-level inputs) or 300 μ A (CMOS-level inputs) by applying a high TTL signal to the \bar{E} pin. In this mode all outputs are in the high-impedance state.

erasure

Before programming, the SMJ27C256 is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). EPROM erasure before programming is necessary to assure that all bits are in the logic 1 (high) state. Logic 0s (lows) are programmed into the desired locations. A programmed logic low can be erased only by ultraviolet light. The recommended minimum exposure dose (UV intensity × exposure time) is 15 W•s/cm². A typical 12 mW/cm², filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the SMJ27C256, the window should be covered with an opaque label.

SNAPI Pulse programming

The 256K EPROM can be programmed using the TI SNAPI Pulse programming algorithm as illustrated by the flowchart in Figure 1, which can reduce programming time to a nominal of 4 seconds. Actual programming time will vary as a function of the programmer used.

Data is presented in parallel (eight bits) on pins Q0 to Q7. Once addresses and data are stable, \bar{E} is pulsed.

The SNAPI Pulse programming algorithm uses initial pulses of 100 microseconds (μ s) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100- μ s pulses per byte are provided before a failure is recognized.

The programming mode is achieved when $V_{PP} = 13$ V, $V_{CC} = 6.5$ V, $\bar{G} = V_{IH}$ and $\bar{E} = V_{IL}$. More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAPI Pulse programming routine is complete, all bits are verified with $V_{CC} = V_{PP} = 5$ V.

fast programming

The 256K EPROM can be programmed using the Fast programming algorithm illustrated by the flowchart in Figure 2. During Fast programming data is presented in parallel (eight bits) on pins Q0 to Q7. Once addresses and data are stable, \bar{E} is pulsed. The programming mode is achieved when $V_{PP} = 12.5$ V, $V_{CC} = 6$ V, $\bar{G} = V_{IH}$ and $\bar{E} = V_{IL}$. More than one SMJ27C256 can be programmed when the devices are connected in parallel. Locations can be programmed in any order.

Fast programming uses two types of programming pulses: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each Prime pulse, the byte being programmed is verified. If the correct data is read, the Final programming pulse is applied; if correct data is not read, an additional 1 millisecond pulse is applied up to a maximum X of 25. The Final programming pulse is 3X long. This sequence of programming and verification is performed at $V_{CC} = 6$ V and $V_{PP} = 12.5$ V. When the full Fast programming routine is complete, all bits are verified with $V_{CC} = V_{PP} = 5$ V (see Figure 2).

program inhibit

Programming may be inhibited by maintaining a high level input on the \bar{E} pin.

program verify

Programmed bits may be verified with $V_{PP} = 12.5$ V when $\bar{G} = V_{IL}$, and $\bar{E} = V_{IH}$.

signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 24) is forced to 12 V \pm 0.5 V. Two identifier bytes are accessed by A0 (pin 10); i.e., $A0 = V_{IL}$ accesses the manufacturer code, which is output on Q0–Q7; $A0 = V_{IH}$ accesses the device code, which is output on Q0–Q7. All other addresses must be held at V_{IL} . Each byte possesses odd parity on bit Q7. The manufacturer code for these devices is 97, and the device code is 04.




Figure 1. SNAP! Pulse Programming Flowchart




Figure 2. FAST Programming Flowchart

TEXAS INSTR (ASIC/MEMORY)

SGMS005D-MAY 1986-REVISED FEBRUARY 1993

recommended operating conditions

PARAMETER		MIN	NOM	MAX	UNIT
V _{CC}	Supply Voltage				
	Read mode (see Note 2)	4.5	5	5.5	V
	Fast programming algorithm	5.75	6	6.25	V
	SNAPI Pulse programming algorithm	6.25	6.5	6.75	V
V _{PP}	Supply Voltage			V _{CC} -0.6	V
	Read mode (see Note 3)				
	Fast programming algorithm	12	12.5	13	V
	SNAPI Pulse programming algorithm	12.75	13	13.25	V
V _{IH}	High-level input voltage (see Note 4)	TTL	2	V _{CC} +1	V
		CMOS	V _{CC} -0.2	V _{CC} +0.2	V
V _{IL}	Low-level input voltage (see Note 4)	TTL	-0.5	0.8	V
		CMOS	GND-0.2	GND+0.2	V
T _A	Operating free-air temperature	-55			°C
T _C	Operating case temperature			125	°C

electrical characteristics over full ranges of operating conditions

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V _{OH}	High-level output voltage (see Note 4)	I _{OH} = -400 μA	2.4			V
V _{OL}	Low-level output voltage (see Note 4)	I _{OL} = 2.1 mA			0.4	V
I _I	Input current (leakage) (see Note 4)	V _I = 0 to 5.5 V			±1	μA
I _O	Output current (leakage)	V _O = 0 to V _{CC}			±1	μA
I _{PP1}	V _{PP} supply current	V _{PP} = V _{CC} = 5.5 V			100	μA
I _{PP2}	V _{PP} supply current‡ (during program pulse) (see Note 4)	V _{PP} = 13 V		35	50	mA
I _{CC1}	V _{CC} supply current (standby)	TTL-input level	V _{CC} = 5.5 V, \bar{E} = V _{IH}		500	μA
		CMOS-input level	V _{CC} = 5.5 V, \bar{E} = V _{CC}		300	
I _{CC2}	V _{CC} supply current (active) (see Note 4)	V _{CC} = 5.5 V, E = V _{IL} , t _{cycle} = minimum cycle time, outputs open		10	25	mA
I _{OS}	Output short circuit current (see Note 5)				100	mA

† Typical values are at T_A = 25°C and nominal voltages.

‡ This parameter has been characterized at 25°C and is not tested.

NOTES: 2. V_{CC} must be applied before or at the same time as V_{PP} and removed after or at the same time as V_{PP}. The device must not be inserted into or removed from the board when V_{PP} or V_{CC} is applied.3. V_{PP} can be connected to V_{CC} directly (except in the program mode). V_{CC} supply current in this case would be I_{CC} + I_{PP}.

4. Valid during programming mode also.

5. V_{PP} may be one diode drop below V_{CC}. It may be connected to V_{CC}. Also, V_{CC} must be applied simultaneously or before V_{PP} and be removed simultaneously or after V_{PP}.


TEXAS
INSTRUMENTS

262 144-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS005D—MAY 1986—REVISED FEBRUARY 1993

TEXAS INSTR (ASIC/MEMORY)

capacitance over recommended ranges of supply voltage and operating free-air temperature, $f = 1 \text{ MHz}^\dagger$

PARAMETER	TEST CONDITIONS	MIN	TYP \ddagger	MAX	UNIT
C_i Input capacitance	$V_i = 0, f = 1 \text{ MHz}$		6	10	pF
C_o Output capacitance	$V_o = 0, f = 1 \text{ MHz}$		10	14	pF

† Capacitance measurements are made on a sample basis only.

‡ Typical values are at $T_A = 25^\circ\text{C}$ and nominal voltages.

switching characteristics over full ranges of recommended operating conditions (see Notes 6 and 7)

PARAMETER	TEST CONDITIONS (SEE NOTES 6 AND 7)	'27C256-15		'27C256-17		UNIT	
		MIN	MAX	MIN	MAX		
$t_a(A)$ Access time from address	See Figure 3		150		170	ns	
$t_a(E)$ Access time from chip enable			150		170	ns	
$t_{en}(G)$ Output enable time from \bar{G}			70		70	ns	
t_{dis} Output disable time from \bar{G} or \bar{E} , whichever occurs first §			0	55	0	55	ns
$t_v(A)$ Output data valid time after change of address, \bar{E} , or \bar{G} , whichever occurs first §			0		0		ns

PARAMETER	TEST CONDITIONS (SEE NOTES 6 AND 7)	'27C256-20		'27C256-25		'27C256-30		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX		
$t_a(A)$ Access time from address	See Figure 3		200		250		300	ns	
$t_a(E)$ Access time from chip enable			200		250		300	ns	
$t_{en}(G)$ Output enable time from \bar{G}			75		100		120	ns	
t_{dis} Output disable time from \bar{G} or \bar{E} , whichever occurs first §			0	60	0	60	0	105	ns
$t_v(A)$ Output data valid time after change of address, \bar{E} , or \bar{G} , whichever occurs first §			0		0		0		ns

§ Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested. Timing measurements are made at 2.0 V for logic high and 0.8 V for logic low for both inputs and outputs.

NOTES: 6. For all switching characteristics and timing measurements, input pulse levels are 0.4 V to 2.4 V.

7. Common test conditions apply to t_{dis} except during programming.

recommended timing requirements for programming: $V_{CC} = 6\text{ V}$ and $V_{PP} = 12.5\text{ V}$ (Fast) or $V_{CC} = 6.5$ and $V_{PP} = 13$ (SNAPI Pulse), $T_A = 25^\circ\text{C}$ (see Note 6)

		MIN	NOM	MAX	UNIT		
$t_w(\text{IPGM})$	Initial program pulse duration	Fast programming algorithm		0.95	1	1.05	ms
		SNAPI Pulse programming algorithm		95	100	105	μs
$t_w(\text{FPGM})$	Final pulse duration	Fast programming only		2.85	78.75	ms	
$t_{su}(\text{A})$	Address setup time			2		μs	
$t_{su}(\text{G})$	\bar{G} setup time			2		μs	
t_{dis}	Output disable time from \bar{G}			0	130	ns	
$t_{en}(\text{G})$	Output enable time from \bar{G}				150	ns	
$t_{su}(\text{D})$	Data setup time			2		μs	
$t_{su}(\text{VPP})$	V_{PP} setup time			2		μs	
$t_{su}(\text{VCC})$	V_{CC} setup time			2		μs	
$t_h(\text{A})$	Address hold time			0		μs	
$t_h(\text{D})$	Data hold time			2		μs	
$t_{su}(\text{E})$	\bar{E} setup time			2		μs	

NOTE 6: For all switching characteristics and timing measurements, the input pulse levels are 0.4 V to 2.4 V.

PARAMETER MEASUREMENT INFORMATION





Figure 3. AC Testing Output Load Circuit

AC testing input/output wave forms



A.C. testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.

PARAMETER MEASUREMENT INFORMATION





Figure 4. Read Cycle Timing



† 12.5-V V_{pp} and 6-V V_{CC} for Fast programming, 13-V V_{pp} and 6.5-V V_{CC} for SNAP! Pulse programming.

Figure 5. Program Cycle Timing

