TOSHIBA MOS MEMORY PRODUCT

TMM24128AP/AF 16,384 WORD × 8 BIT ONE TIME PROGRAMMABLE READ ONLY MEMORY N CHANNEL SILICON STACKED GATE MOS

DESCRIPTION

The TMM24128AP/AF is a 16,384 word \times 8 bit one time programmable read only memory, and molded in a 28 pin plastic DIP. TMM24128AP/AF's access time is 200ns, and has low power standby mode which reduces the power dissipation without

FEATURES

- Single 5 volt power supply
- Fast access time :200ns(Max.)
- Power dissipation : 100mA(active current) Max. 30mA(standby current) Max.
- Low power standby mode : CE
- Output buffer control : OE
- Full static operation
- High speed programming mode

PIN CONNECTION

v _{PP} d	$\overline{}$	28	Jv _{cc}
A120	2	27	DOD
A7 🛛	3	26	J A13
A60	4	25	3 ₈₈
A5 🕻	5	24	1 _{A9}
A4 [6	23	J A11
АЗC	7	22	ΟĒ
A 2 🕻	8	21	JA10
AlC	9		ICE
AOD	10	19	07
00	11	18] 06
01 C	12	17	05
020	13	16	04
GND	14	15	103


PIN NAMES

A ₀ ~A ₁₃	Address Inputs
O ₀ ~O ₇	Outputs (Inputs)
CE	Chip Enable Input
ŌĒ	Output Enable Input
PGM	Program Control Input
Vpp	Program Supply Voltage
Vcc	Vcc Supply Voltage (+5V)
GND	Ground

increasing access time. The electrical characteristics and programming method are the same as U.V. EPROM TMM27128AD's. Once programed, the TMM24128AP/AF can not be erased because of using plastic DIP without transparent window.

- Single location programming
- Three state outputs
- Inputs and outputs TTL compatible
- Compatible with TMM27128AD and MASK ROM TMM23128P
- 28 PIN standard plastic package: TMM24128AP
- 28 PIN flat package : TMM24128AF

BLOCK DIAGRAM



MODE SELECTION

PIN MODE	PGM (27)	CE (20)	OE (22)	V _{PP} (1)	Vcc (28)	O₀~O7 (11~13, 15~19)	POWER
Read	н	L	L			Data Out	
Output Deselect	*	*	н	5V	5V High Impedance		Active
Standby	*	н	*			High Impedance	Standby
Program	L	L	*			Data In	
Program	*	н	*	12.5V	6V	High Impedance	Active
Inhibit	Н	Ł	н	12.50	ov	High Impedance	Active
Program Verify	н	L	L			Data Out	
* H or L				•			

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
Vcc	Vcc Power Supply Voltage	-0.6~7.0	V
Vpp	Program Supply Voltage	-0.6~14.0	V
Vin	Input Voltage	-0.6~7.0	V
Vour	Output Voltage	-0.6~7.0	V
PD	Power Dissipation	1.5	W
TSOLDER	Soldering Temperature · Time	260 • 10	°C•sec
TSTRG.	Storage Temperature	-55~150	°C
TOPR.	Operating Temperature	0~70	°C

READ OPERATION

D. C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
Vін	Input High Voltage	2.0	_	Vcc+1.0	V
Vil	Input Low Voltage	-0.3	_ .	0.8	V
Vcc	Vcc Power Supply Voltage	4.75	5.00	5.25	V
VPP	VPP Power Supply Voltage	2.0	Vcc	Vcc+0.6	V

D. C. and OPERATING CHARACTERISTICS (Ta=0~70°C, Vcc=5V±5%, Unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITION		TYP.	MAX.	UNIT
lu	Input Current	V _{IN} =0~V _{CC}		-	±10	μA
lcc1	Supply Current (Standby)	CE=V _{IH}	· —	-	30	mA
Icc2	Supply Current (Active)	CE=VIL	·*	-	100	mA
Vон	Output High Voltage	I _{0H} =-400µА	2.4	-	-	V
Vol	Output Low Voltage	IoL=2.1mA	-	-	0.4	V
IPP1	VPP Current	$V_{PP} = 0 - V_{CC} + 0.6V$		-	±10	μA
ILO	Output Leakage Current	Vout=0.4V~Vcc			±10	μA

A. C. CHARACTERISTICS (Ta=0~70°C, Vcc=5V±5%, VPP=2.0V~Vcc+0.6V, Unless otherwise noted)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
tacc	Address Access Time		200	ns
t _{CE}	CE to Output Valid	-	200	ns
toe	OE to Output Valid		70	ns
t PGM	PGM to Output Valid		70	ns
tdF1	CE to Output in High-Z	0	60	ns
tdf2	OE to Output in High-Z	0	60	ns
tdf3	PGM to Output in High-Z	0	60	ns
tон	Output Data Hold Time	0	_	ns

A. C. TEST CONDITIONS

Output Load

: 1 TTL Gate and $C_L = 100 pF$

• Input Pulse Rise and Fall Times

• Input Pulse Levels

: 0.45V to 2.4V

: 10ns Max.


- Timing Measurement Reference Level : Inputs 0.8V and 2.0V, Outputs 0.8V and 2.0V

CAPACITANCE * (Ta=25°C, f=1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Cin	Input Capacitance	VIN=OV		4	6	pF
Соит	Output Capacitance	Vout=OV		8	12	pF

* This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS



HIGH SPEED PROGRAM OPERATION

D. C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP	MAX.	UNIT
Vін	Input High Voltage	2.0	·	Vcc+1.0	V
Vil	Input Low Voltage	-0.3	-	0.8	V
Vcc	Vcc Power Supply Voltage	5.75	6.0	6.25	V
Vpp	VPP Power Supply Voltage	12.0	12.5	13.0	V

D. C. and OPERATING CHARACTERISTICS (Ta= 25 ± 5 °C, V_{CC}= $6V\pm0.25V$, V_{PP}= $12.5V\pm0.5V$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
lu	Input Current	V _{IN} =0~V _{CC}	-	-	±10	μA
Vон	Output High Voltage	$I_{OH} = -400 \mu A$	2.4	-	-	V
Voi	Output Low Voltage	I _{0L} =2.1mA	-	-	0.4	V
lcc	Vcc Supply Current		-	- 1	100	mA
IPP2	VPP Supply Current	V _{PP} = 13.0V		-	50	mA

A. C. PROGRAMMING CHARACTERISTICS (Ta= $25\pm5^{\circ}$ C, Vcc= $6V\pm0.25V$, Vpp= $12.5V\pm0.5V$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
tas	Address Setup Time		2			μS
tан	Address Hold Time		2			μs
tces	CE Setup Time		2	-	—	μS
tсен	CE Hold Time		2	-	-	μS
tos	Data Setup Time		2	_	-	μS
toн	Data Hold Time		2			μS
tvs	V _{PP} Setup Time		2	-		μS
tpw	Program Pulse Width		0.95	1.0	1.05	ms
topw	Additional Program Pulse Width	Note 1	2.85	3.0	78.75	ms
toe	OE to Output Valid		-	-	100	ns
tdf2	OE to Output in High-Z	CE=VIL		-	90	ns

A. C. TEST CONDITIONS

Output Load

: 1 TTL Gate and CL(100pF) : 10ns Max.

Input Pulse Rise and Fall Times
Input Pulse Levels


: 0.45V to 2.4V

• Timing Measurement Reference Level

: Input 0.8V and 2.0V, Output 0.8V and 2.0V

Note: 1. topw depend on the program pulse width which is reguired in the initial program.

TIMING WAVEFORMS (HIGH SPEED PROGMAM)



Note: 1. Vcc must be applied simultaneously or before VPP and cut off simultaneously or after VPP.

- 2. Removing the device from socket and setting the device in socket with VPP=12.5V may cause permanent damage to the device.
- The VPP supply voltage is permitted up to 14V for program operation, so the voltage over 14V should not be applied to the VPP terminal.
 When the switching nulse voltage is applied to the Vep terminal, the overchoot voltage of its nulse should not

When the switching pulse voltage is applied to the VPP terminal, the overshoot voltage of its pulse should not be exceeded 14V.

OPERATION INFORMATION

The TMM24128AP/AF's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs.

In the read operation mode, a single 5V power supply is required and the levels required for all inputs are TTL.

MODE	PIN NAMES(NUMBER)	PGM (27)	CE (20)	OE (22)	V _{PP} (1)	V _{cc} (28)	O₀~O, (11~13, 15~19)	POWER		
Road Operation	Read	Н	L	L	5V 5V		Data Out	Active		
Read Operation $(Ta=0~70^{\circ}C)$	Output Deselect	*	*	Н			5V	5V	High Impedance	Active
	Standby	*	Н	*			High Impedance	Standby		
	Program	L	L	*			Data In	Active		
Program Operation	Brogram Inhihit	*	н	*	12 51	12.5V 6V	High Impedance	Active		
(Ta=25±5°C)	Program Inhibit	Н	L	Н	12.50		High Impedance	Active		
	Program Verify	Н	L	L]		Data Out	Active		

Note : H ; VIH, L ; VIL, * ; VIH or VIL

READ MODE

The TMM24128AP/AF has three control functions. The chip enable (\overline{CE}) controls the operation power and should be used for device selection.

The output enable $(\overline{\text{OE}})$ and the program control $(\overline{\text{PGM}})$ control the output buffers, independent of device selection.

Assuming that $\overline{CE} = \overline{OE} = V_{LL}$ and $\overline{PGM} = V_{IH}$, the output data is valid at the output after address access time from stabilizing of all addresses.

OUTPUT DESELECT MODE

Assuming that $\overline{CE}=V_{IH}$ or $\overline{OE}=V_{IH}$, the outputs will be in a high impedance state. So two or more TMM24128AP/AF can be connected together on a

STANDBY MODE

The TMM24128AP/AF has a low power standby mode controlled by the \overline{CE} signal. By applying TTL high level to the \overline{CE} input, the TMM24128AP/AF is placed in the standby mode which reduce the oper-

PROGRAM VERIFY MODE

The verify mode is to check that the desired data is correctly programmed on the programmed bits.

PROGRAM INHIBIT MODE

Under the condition that the program voltage (+ 12.5V) is applied to VPP terminal, a high level \overline{CE} or \overline{PGM} input inhibits the TMM24128AP/AF from being programmed. Programming of two or more TMM24128AP/AF in parallel with different data is

The \overline{CE} to output valid (tcE) is equal to the address access time (tacc).

Assuming that $\overline{CE}=V_{LL}$, $\overline{PGM}=V_{IH}$ and all addresses are valid, the output data is valid at the outputs after to from the falling edge of \overline{OE} .

And assuming that $\overline{CE} = \overline{OE} = V_{IL}$ and addresses are valid, the output data is valid at the outputs after tPGM from the rising edge of PGM.

common bus line.

When CE is decoded for device selection, all deselected devices are in low power standby mode.

ating current from 100mA to 30mA, and then the outputs are in a high impedance state, independent of the $\overline{\text{OE}}$ and the $\overline{\text{PGM}}$ inputs.

The verify is accomplished with \overline{OE} and \overline{CE} at VIL and \overline{PGM} at VIH.

easily accomplished. That is, all inputs except for CE or PGM may be commonly connected, and a TTL low level program pulse is applied to the CE and PGM of the desired device only and TTL high level signal is applied to the other devices.

HIGH SPEED PROGMAMMING MODE

The device is set up in the high speed programming mode when the programming voltage (+12. 5V) is applied to the VPP terminal with Vcc=6V and PGM=VIH. The programming is achieved by applying a single TTL low level 1ms pulse the PGM input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of 1ms is applied and then pro-

ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TMM24128AP/AF which identifies its manufacturer and device type.

The programming equipment may read out manufacturer code and device code from TMM24128AP/AF by using this mode before program operation and automatically set program voltage (VPP) and algorithm.

Electric signature mode is set up when 12V is

grammed data is verified. This should be repeated until the program operates correctly (max. 25 times).

After correctly programming the selected address, one additional program pulse with pulse width 3 times that needed for programming is applied.

When programming has been completed, the data in all addresses should be verified with Vcc=VPP = 5V.

applied to address line A9 and the rest of address lines is set to V_{IL} in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to V_{IH} . These two codes possess an odd parity with the parity bit of MSB (07).


The following table shows electric signature of TMM24128AP/AF.

	PINS	A ₀	0,	O ₆	O₅	0,	O ₃	02	0,	0,	HEX.
SIGNATURE		(10)	(19)	(18)	(17)	(16)	(15)	(13)	(12)	(11)	DATA
Manufacture Code		Vil	1	0	0	1	1	0	0	0	98
Device Code		Vін	1	1	0	1	0	0	1	1	D3

Notes: $A9 = 12V \pm 0.5V$

A1~A8, A10~A13, \overline{CE} , $\overline{OE} = V_{IL}$ $\overline{PGM} = V_{IH}$


HIGH SPEED PROGRAM MODE FLOW CHART



— E-24 —


OUTLINE DRAWINGS

(TMM24128AP)



- Note: 1. Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect No.1 and No.28 leads.
 - 2. This value is measured at the end of leads.
 - 3. All dimensions are in millimeters.

OUTLINE DRAWINGS (TMM24128AF)



Note: Lead picth is 1.27 and tolerance is±0.12 against theoretical center of each lead that is obtained on the basis of No.1 and No.28 leads.

Note: Toshiba does not assume any responsibility for use of any circuitry described: no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry. ° April, 1987 Toshiba Corporation

— E-26 —