



## Table Of Contents (1)

Unifying RISC and DSP

#### q Memory

- Memory Address Space
- Memory Control Register
- Memory Write Access Modes
- Bus Control Register
- Connecting DRAM
- Connecting Boot EPROM
- Internal RAM

## q Peripherals

- I/O Bus Access
- UART of hyICE
- I/O Address Modes
- I/O Access with C Run-Time Library



## **Table Of Contents (2)**

Unifying RISC and DSP

- q Inputs and Outpus
  - Function Control Register
  - Interrupt Inputs
  - Input Status Register
  - Wait Pin INT3
  - Outputs
  - Clock Output
- q Internal Timer
  - Timer Prescaler Register, Timer Register, Timer Compare Register
  - Timer Prescaler Register and PLL



## **Table Of Contents (3)**

4

Unifying RISC and DSP

#### q Runtime Stack

- Local Registers and Stack Frame
- Runtime Stack
- Register Stack
- q Privilege States
- q Trap Entry Table
- q Interrupt-Lock Flag L
- q Global Registers
  - Global Registers
  - High Global Flag
- q Supervisor State
- q Runtime Stack Initialization
- q Power-Down Mode
- q Sleep Mode







## Memory

7

Unifying RISC and DSP

#### q Memory

- Memory Address Space
- Memory Control Register
- Memory Write Access Modes
- Bus Control Register
- Connecting DRAM
- Connecting Boot EPROM
- Internal RAM

hyperstone lectronics		Memor	y Address Spac
Jnifying RISC and DSP			
q Connecting	External Memory		
• 32-bit (E1	1-16: 16-bit) wide data bu	s	
• 26-bit (E <sup>4</sup>	1-16: 22-bit) wide address	bus	
memory	address space of 4 GBvt	e in total	
		into five memor	
• memory	address space is divided	into five memor	y areas
<ul> <li>each mei</li> </ul>	mory area with separate I	ous timing and b	us width
Memory Area	Memory Address Range	Data Bus Width	Memory Type
MEMO	0000 0000 <sub>16</sub> 3FFF FFFF <sub>16</sub>	32, 16, 8	ROM, SRAM, DRAM
MEM1	4000 0000 <sub>16</sub> 7FFF FFFF <sub>16</sub>	32, 16, 8	ROM, SRAM
MEM2	8000 0000 <sub>16</sub> BFFF FFFF <sub>16</sub>	32, 16, 8	ROM, SRAM
IRAM	C000 0000 <sub>16</sub> DFFF FFFF <sub>16</sub>	32	internal RAM (on-chip)
MEM3	E000 0000 <sub>16</sub> FFFF FFFF <sub>16</sub>	32, 16, 8	ROM, SRAM
		•	



Bit 21 of the MCR specify the type of memory connected to the memory area MEM0:

MCR(21) = 0 for DRAM MCR(21) = 1 for non-DRAM

Bit 15 of the MCR specify the type of DRAM connected to the memory area MEM0:

MCR(15) = 0 for EDO DRAMs MCR(15) = 1 for FPM DRAMs

Bits 7..0 of the write-only memory control register MCR defines the data bus width (32-bit, 16-bit, 8-bit) for MEM0..MEM3.

Bits 11..8 of the MCR specify a memory bus hold break for memory area MEM3..MEM0 respectively. The default setting is disabled. When memory bus hold break is enabled, bus hold cycles are skipped when the next memory access addresses the same memory area.

The number of inserted memory bus hold cycles can be specified in the bus control register BCR.





The write-only bus control register BCR defines the parameters (memory bus timing, DRAM page size, DRAM refresh rate, parity generation and checking) for accessing external memories located in address spaces MEM0..MEM3.

All bits of the MCR and the BCR are set to one on Reset and have to be initialized according to the external connected memories after Reset. These default settings represent the slowest memory bus timing. Thus all types of memories can operate with this moderate bus timing.







<b>T</b> e	perstone ectronics	Internal R	AM
Unifying q Inf • • • •	RISC and DSP ternal RAM (IRAM) 8 KBytes (E1-32: 4 KByte mapped to memory base wraps around modulo 8 implemented as dynami refresh rate is specified MCR (default is refresh of one clock cycle access automatic insertion of o	es) on-chip memory e address C000 0000 <sub>16</sub> KBytes up to memory addess DFFF FFFF <sub>16</sub> c memory, needing refresh in bits 1816 of Memory Control Register disabled) time ne wait cycles, if the target register of the load	
	MOVI L0, \$C0000000 LDW.R L0, L1	<pre>data is loaded into the target register: ; first address in IRAM ; LOAD word from address \$C0000000 into L1 ; automatic insertion of one wait cycle ; between LOAD and USE ; USE target register L1 of preceding load</pre>	
			15

8 KBytes (E1-32: 4 KBytes) of memory are provided on-chip. This internal RAM (IRAM) is mapped to the memory address  $C000\ 0000_{16}$  and wraps around modulo 8KBytes up to memory address DFFF FFFF<sub>16</sub>. The IRAM is implemented as dynamic memory, needing refresh.

The refresh rate must be specified in the MCR bits 18..16 before any use. The number given in MCR(18..16) specifies the refresh rate in CPU clock cycles; e.g. 128 specifies a refresh cycle automatically inserted every 128 clock cycles. Each refresh cycle refreshes 16 bytes, thus, 256 refresh cycles are required to refresh the whole IRAM. Without refresh the dynamic cell can hold the data for about 80 ms. A high refresh rate does not degrade performance since the refresh cycles are inserted on idle IRAM cycles whenever possible.

In order to parallelize accesses to the internal RAM and the externel memory, a separate memory pipeline has been added for accesses to the IRAM. This means e.g. that a new instruction can be fetched from the IRAM while a data load or data store to external memory is still in progress.

The minimum delay for a load access is one cycle; that is, the data is not available in the cycle after the load instruction. One wait cycle is automatically inserted if the target register of the load is addressed before the data is loaded into the target register.



# Peripherals

Unifying RISC and DSP

- q Peripherals
  - I/O Bus Access
  - UART of hyICE
  - I/O Address Modes
  - I/O Access with C Run-Time Library





An own application should not use INT4, since this signal is used by the hyICE and the real-time operating system hyRTK.

hyperstone lectronics		I/O Bus Access: UART of hyICE	(2)
Unifying RISC and DSP			
• I/O Bus Timing, I	Devic	e Control Mode and Register Address of UART	
	EQU	( *1 << 12); Bit 12 ( *0 << 10): Bit 10	
AddressSetupTime	EQU	( %11 << 8) ; Bit 9, 8	
AccessTime	EQU	(%101 << 5) ; Bit 7, 6, 5	
BusHoldTime	EQU	( %11 << 3) ; Bit 4, 3	
UARTBaseAddress	EQU	SystemChipSelect+DeviceControlMode+ \	
		AddressSetupTime+AccessTime+BusHoldTime	
UARTRegisterOffset	EQU	(1<<13) ; Bit 15, 14, 13	
UARTRegister0	EQU	UARTBaseAddress+(UARTRegisterOffset * 0)	
UARTRegister1	EQU	UARTBaseAddress+(UARTRegisterOffset * 1)	
UARTRegister2	EQU	UARTBaseAddress+(UARTRegisterOffset * 2)	
UARTRegister3	EQU	UARTBaseAddress+(UARTRegisterOffset * 3)	
UARTRegister4	EQU	UARTBaseAddress+(UARTRegisterOffset * 4)	
UARTRegister5	EQU	UARTBaseAddress+(UARTRegisterOffset * 5)	
UARTRegister6	EQU	UARTBaseAddress+(UARTRegisterOffset * 6)	
UARTRegister7	EQU	UARTBaseAddress+(UARTRegisterOffset * 7)	
			19

The assembler directive **EQU** is used to give constant expressions or string patterns a symbolic name. Any identifier used to define an equate must not have been previously defined.

Binary numbers are unsigned 32-bit integers beginning with the % character and followed by a sequence of the characters 0 or 1 with no spaces in between.

The assembler operator << shifts an operand left by a number of bit positions.

<i>hyperstone</i> lectronics	I/O Absolute Address Mode
Unifying RISC and DSP	
q I/O Absolute Address Mode	
Notation load instruction:	LDx.IOA 0, Rs, dis
Notation store instruction:	STX.IOA 0, Rs, dis
Data Type $\mathbf{x}$ is with:	₩: word; D: double-word;
LDW.IOA 0, L1, UARTRegister0 LDW.IOA 0, L1, UARTRegister1 LDW.IOA 0, L1, UARTRegister2	; load word from UART reg. 0 to L1 ; load word from UART reg. 1 to L1 ; load word from UART reg. 2 to L1
	20

I/O Absolute Address Mode:

Notation load instruction:	LDX.IOA	0,	Rs,	dis
Notation store instruction:	STx.IOA	Ο,	Rs,	dis

Data Type x is with:

**W**: word; **D**: double-word;

The displacement dis is used as an address into I/O address space.

Address bits one and zero of dis are treated as zero.

Execution of a memory instruction with I/O address mode does not disrupt any page mode sequence.

The I/O absolute address mode provides code efficient absolute addressing of peripheral devices and allows simple decoding of I/O addresses.

When on a load instruction only a byte or a halfword is placed on the lower part of the data bus, the higher-order bits are undefined and must be masked out before the loaded operand is used further.

Unifying RISC an	d DSP	
q <b>I/O Displ</b> a	acement Address Mo	ode
Notation	load instruction:	LDX.IOD Rd, Rs, dis
Notation	store instruction:	STx.IOD Rd, Rs, dis
Data Typ	$\mathbf{e} \ge \mathbf{x}$ is with:	₩: word; D: double-word;
LDW.IOD ADDI LDW.IOD	L0, L1, 0 L0, UARTRegisterOffs L0, L1, 0	; load word from UART reg. 0 to L1 set ; L0 = L0 + offset to next UART reg ; load word from UART reg. 1 to L1
LDW.IOD ADDI LDW.IOD	L0, L1, 0 L0, UARTRegisterOffs L0, L1, 0	; load word from UART reg. 1 to L1 set ; L0 = L0 + offset to next UART reg ; load word from UART reg. 2 to L1

## I/O Displacement Address Mode:

Notation load instruction:	LDx.IOD	Rd,	Rs,	dis
Notation store instruction:	STx.IOD	Rd,	Rs,	dis

Data Type x is with:

**W**: word; **D**: double-word;

The sum of the contents of the destination register Rd plus a signed displacement dis is used as an address into I/O address space.

The destination register Rd may denote any register **except** the status register SR.

Address bits one and zero of dis are treated as zero for the calculation of Rd + dis.

Execution of a memory instruction with I/O displacement address mode does not disrupt any page mode sequence.

The I/O displacement address mode provides dynamic addressing of peripheral devices.

When on a load instruction only a byte or halfword is placed on the lower part of the data bus, the higher-order bits are undefined and must be masked out before the loaded operand is used further.



<i>hyperstone</i> lectronics	C Run-Time Library: outpw()
Unifying RISC and DSP	
q <b>outpw</b> Synopsis	
<pre>#include <io.h> unsigned long int c</io.h></pre>	outpw(unsigned int long portid, unsigned int long value);
Description The macro outpw writes located in the <i>hyper</i> ston	s the 32-bit value to the address portid ne I/O address space.
Returns The macro outpw return	ns the 32-bit value written to portid.
	23



# Inputs and Outputs

Unifying RISC and DSP

q Inputs and Outpus

- Function Control Register
- Interrupt Inputs
- Input Status Register
- Wait Pin INT3
- Outputs
- Clock Output



The write-only function control register FCR controls the polarity and interrupt mask of the interrupt pins INT4..INT1 and the I/O pins IO3..IO1, the timer interrupt mask and the priority of the internal timer interrupt.

Each of the four interrupt pins INT4..INT1 can cause a processor interrupt, when the corresponding interrupt mask bit INT4Mask..INT1Mask is cleared (bit 31, 30, 29 and 28). The E1-32/E1-16 only supports level-sensitive interrupts.

The corresponding polarity bit INT4Polarity..INT1Polarity (bit 27, 26, 25 and 24) determines whether the signal at the interrupt pin INT4..INT1 must be low (INTxPolarity = 0) or high (INTxPolarity = 1) to cause an interrupt.

The corresponding direction bit IO3Direction..IO1Direction (bit 10, 6 and 2) determines whether the I/O pins IO3..IO1 can be either used as general input or interrupt input (IOxDirection = 1) or as general output (IOxDirection = 0).

The corresponding polarity bit IO3Polarity..IO1Polarity (bit 9, 5 and 1) determines whether the signal at the I/O pin must be low (IOxPolarity = 0) or high (IOxPolarity = 1) to cause an interrupt, if used as interrupt input.

Each of the three pins IO3..IO1 can cause a processor interrupt, when the corresponding interrupt mask bit IO3Mask..IO1Mask is cleared (bit 8, 4, and 0) and the corresponding direction bit is set (IOxDirection = 1).

Bit 23 of the FCR enables or disables the internal timer interrupt. Bit 21..20 specify the priority of the timer interrupt. Priority 12, 10, 8 and 6 are selectable.

<b>Hyperst</b> lectron	one nics	FCR: Interrupt Inp	outs INT4INT1, IO3IO
Jnifying RISC and	d DSP		
INT4Mask	EQU	( %0 << 31) ; Bit 31	enable INT4 interrupt
INT3Mask	EQU	( %0 << 30) ; Bit 30	enable INT3 interrupt
INT2Mask	EQU	( %0 << 29) ; Bit 29	enable INT2 interrupt
INT1Mask	EQU	( %0 << 28) ; Bit 28	enable INT1 interrupt
INT4Polarity	EQU	( %1 << 27) ; Bit 27	INT4 interrupt on high level
INT3Polarity	EQU	( %1 << 26) ; Bit 26	INT3 interrupt on high level
INT2Polarity	EQU	( %0 << 25) ; Bit 25	INT2 interrupt on low level
INT1Polarity	EQU	( %0 << 24) ; Bit 24	INT1 interrupt on low level
IO3Direction	EQU	( %1 << 10) ; Bit 10	IO3 input
IO2Direction	EQU	( %1 << 6) ; Bit 6	IO2 input
IO1Direction	EQU	( %1 << 2) ; Bit 2	IO1 input
IO3Mask	EQU	( %0 << 8) ; Bit 8	enable IO3 interrupt
IO2Mask	EQU	( %0 << 4) ; Bit 4	enable IO2 interrupt
IO1Mask	EQU	( %0 << 0) ; Bit 0	enable IO1 interrupt
IO3Polarity	EQU	( %1 << 9) ; Bit 9	IO3 interrupt on high level
IO2Polarity	EQU	( %1 << 5) ; Bit 5	IO2 interrupt on high level
I01Polarity	EQU	( %1 << 1) ; Bit 1	IO1 interrupt on high level
IO3Control	EQU	(%11 << 12) ; Bit 13, 12	IO3 standard mode
TimerMask	EQU	( %0 << 23) ; Bit 23	enable internal timer interrupt
TimerPriority	EQU	(%00 << 20) ; Bit 21, 20	Priority 12
FCRValue	EQU	INT4Mask + INT3Mask	+ INT2Mask + INT1Mask + \
		INT4Polarity + INT3Polarity	+ INT2Polarity + INT1Polarity + \
		IO3Mask + IO2Mask	+ IOlMask + \
		IO3Polarity + IO2Polarity	+ IO1Polarity + \
		IO3Direction + IO2Direction	+ IO1Direction + IO3Control + \
		TimerMask + TimerPriority	

All bits of the function control register FCR are set to one on Reset. They have to be initialized according to the hardware environment and the desired function. The reserved bits 22, 19..18, 15..14, 11, 7 and 3 must not be changed when the FCR is updated.

A signal of a specified level on any of the interrupt request pins INT4..INT1 or on any of the general input-output pins IO3..IO1 (when configured as interrupt input) causes an interrupt exception when the interrupt-lock flag L is zero and the corresponding INTxMask or IOxMask bit in the FCR is not set.

Bit 15 of the status register SR is the interrupt-lock flag L. When the L flag is one, all Interrupt, Parity Error and Extended Overflow exceptions are inhibited. The interrupt-lock flag L is set by any exception (Reset, Interrupt etc.), thus no further interrupts can occur until the L flag is cleared.

Interrupt signals on INT4..INT1 and IO3..IO1 may be signaled asynchronously to the processor clock, they are not stored internally. A transition of INT4..INT1 or IO3..IO1 is effective after a minimum of three clock cycles. The response time may be much higher depending on the number of cycles to the end of the current instruction or the number of cycles until the interrupt-lock flag is cleared.



The read-only input status register ISR reflects the input level at the pins IO3..IO1 as well as the input levels at the interrupt pins INT4..INT1.

The input levels are not affected by the polarity bits in the FCR register, they reflect always the true signal at the corresponding pins with a latency of 2..3 clock cycles, a "1" signals high level.

Bits 6..4 reflects the input level at the pins IO3..IO1.

The signal level of INT4..INT1 can be inspected in bit 3..0 of the ISR. Thus, with the corresponding INTxMask bit set, INT4..INT1 can be used just as input signals.



Jnifying RISC a	nd DS	P	
 IO3Direction IO1Direction IO3Mask IO2Mask IO3Mask IO3Polarity IO3Polarity IO1Polarity IO1Polarity IO3Control	EQU EQU EQU EQU EQU EQU EQU EQU EQU	<pre>( %1 &lt;&lt; 10) ; Bit 10 ( %1 &lt;&lt; 6) ; Bit 6 ( %1 &lt;&lt; 2) ; Bit 2 ( %1 &lt;&lt; 8) ; Bit 8 ( %1 &lt;&lt; 4) ; Bit 4 ( %1 &lt;&lt; 0) ; Bit 0 ( %1 &lt;&lt; 9) ; Bit 9 ( %1 &lt;&lt; 5) ; Bit 5 ( %0 &lt;&lt; 1) ; Bit 1 (%11 &lt;&lt; 12) ; Bit 13, 12</pre>	IO3 output IO2 output IO1 output IO3 Output reflects IO3Polarity IO2 Output reflects IO2Polarity IO3 Polarity non-inverted IO2 Polarity non-inverted IO2 Polarity inverted IO3 standard mode
 FCRValue	EQU	INT4Mask + INT3Mask INT4Polarity + INT3Polarity IO3Mask + IO2Mask IO3Polarity + IO2Polarity IO3Direction + IO2Direction TimerMask + TimerPriority	+ INT2Mask + INT1Mask + \ + INT2Polarity + INT1Polarity + \ + IO1Mask + \ + IO1Polarity + \ + IO1Direction + IO3Control + \
hyperst	one E'	I-32 Development Board wit	h two on-board LED s
101	drive	es red LED1	

The I/O pins IO3..IO1 are configured as output if the corresponding direction bit IO3Direction..IO1Direction (bit 10, 6, 2) is set.

In this case the polarity bit IO3Polarity..IO1Polarity (bit 9, 5, 1) in the FCR specifies the output signal level at the corresponding I/O pin.

IOxPolarity = 1 specifies a high level.

IOxPolarity = 0 specifies a low level.

The interrupt mask bit IO3Mask..IO1Mask (bit 8, 4, 0) must be set (disable interrupt), when the corresponding I/O pin is used as output.

## hyperstone E1-32 Development Board

The *hyperstone* E1-32 Development Board has two on-board LED's driven by pin IO1 and IO2:

IO1 drives the red LED1.

IO2 drives the green LED2.

LED1 and LED2 can be disconnected separately by board jumper group J3 when using the corresponding I/O pin as input.

hypersto lectroni	ne cs	FCR:	Clock Output	t CLKOUT (only E1-32X)		
Unifying RISC and	DSP					
q Bit 22 of FC	q Bit 22 of FCR controls polarity of CLKOUT					
q Bit 1918 o	f FCR cont	rols clock	rate of CLKOUT			
	FCR(19)	FCR(18)	CLKOUT			
	1	1	static level			
	1	0	Processor Clock			
	0	1	Processor Clock : 2			
	0	0	Processor Clock : 4			
				30		



## **Internal Timer**

Unifying RISC and DSP

q Internal Timer

- Timer Prescaler Register TPR
- Timer Register TR
- Timer Compare Register TCR
- Timer Prescaler Register TPR and PLL

hyperstone lectronics	Internal Timer
Unifying RISC and DSP	
<ul> <li>q On-chip Timer</li> <li>controlled via three 32-bit re Timer Prescaler Register Timer Register</li> <li>Timer Compare Register</li> <li>TR is incremented by one early</li> </ul>	gisters: TPR TR TCR ach time unit modulo 2 <sup>32</sup>
<ul> <li>internal timer interrupt gene</li> <li>TR ≥ TCR ⇒</li> </ul>	rated when: result(310) := TR(310) - TCR(310) result(31) = 0
and timer interrupt in FCR	enabled
<ul> <li>internal timer interrupt clear loading the TCR with a val</li> </ul>	ed by: ue > than the current content of the TR
• A timer delay time in the TCI TCR Value = current content o	R is calculated according to the formula: f TR + numbers of delay time units
	32

The on-chip timer is controlled via the three registers:

Timer Prescale Register	TPR
Timer Register	TR
Timer compare register	TCR

The TR is a 32-bit register which is incremented by one each time unit modulo  $2^{32}$ . The content of the TCR is compared continuously with the content of the Timer Register TR. When the internal timer interrupt is enabled (bit 23 in FCR cleared) and the value in the TR is higher than or equal to the value in the TCR, a timer interrupt is generated.

This timer interrupt is cleared by loading the TCR with a value higher than the current content of the TR.

The timer interrupt can be masked out by setting bit 23 of the Function Control Register FCR to one (default after Reset). This bit does not affect the timer and compare function.

A timer delay time in the TCR is calculated according to the formula:

TCR Value = current content of TR + number of delay time units

The maximum number of delay time units allowed for this calculation is  $2^{31}$ -1.



<i>hyperst</i> lectron	one lics		Timer Prescaler Re	gister (2)
Unifying RISC and	I DSP			
q Timer Pres	scaler Re	aister	TPR	
, Bito 27	26 of the		ntrol internal phased looked loop DLL (on	
• DILS 27		IFRCO	nitor internal phased locked loop PLL (of	lly E 1-32A)
<ul> <li>PLL pro</li> </ul>	ovides pro	ocessor	clock rate multiplication of the input cloc	k
• Bits 27	26 are se	et to 10 <sub>2</sub>	on Reset	
	TPR(27)	<b>TPR(26)</b>	Clock Rate Multiplication	
	1	1	Processor Clock = Clock Input : 2	
	1	0	Processor Clock = Clock Input (default after Reset)	
	0	1	Processor Clock = Clock Input x 2	
	0	0	Processor Clock = Clock Input x 4	
Defining Pr	escaler V	alue (exa	mple)	
PLLClc	ckDivider	EQU	%10 << 26 ; CPU Clock = Clock Input	
TimeUn	it	EQU	1 ; in microseconds (10 <sup>-6</sup> )	
Proces	sorClock	EQU	50 ; in megahertz (10 <sup>6</sup> )	
Presca	lerValue	EQU	((TimeUnit * ProcessorClock) - 2) <<	16
TPRVal	ue	EQU	PLLClockDivider + PrescalerValue	
				34



# **Runtime Stack**

Unifying RISC and DSP

q Runtime Stack

- Local Registers and Stack Frame
- Runtime Stack
- Register Stack



The *hyperstone* RISC technology is based on a load-store architecture. It is register-oriented and build around a 32-bit wide register stack that holds 64 general purpose local registers. Each local register can be used as operand register, as source register and as destination register of an instruction.

The local registers are organized into a 64-word, circular register stack to hold subprogram stack frames. A stack frame is a set of up to 16 local registers, its registers can be addressed by an instruction as L0..L15.

The Call instruction and the Trap instruction causes a branch to a subprogram. These instructions create a new stack frame with a length of six local registers. The contents of the global program counter register PC and the global status register SR are automatically saved into the first two registers (L0 and L1) of the new stack frame.

The Return instruction returns control from a subprogram entered through a Call or a Trap to the instruction located at the return address and restores the status from the saved return status. The Return instruction releases the current stack frame and restores the preceding stack frame.

A Frame instruction restructures the current stack frame. The current stack frame can overlap with the previous stack frame at a variable range to pass parameters between two subprograms.


The runtime stack holds generations of stack frames in last-in-first-out order and is divided into a memory part and a register part.

The register part of the stack, implemented by the 64 local registers organized as a circular buffer, holds the most recent stack frames. The current stack frame is always kept in the register part of the stack.

The frame pointer FP points to the first register of the current stack frame (addressed as register L0). All registers of a stack frame are addressed relative to this pointer. The frame length FL indicates the number of local registers (maximum 16) assigned to the current stack frame. FP and FL are part of the global status register SR.

The real-time operating system hyRTK supports multiple runtime stacks. Each user task (stack-level task) has its own runtime stack.



Stack frames are automatically pushed to the memory part of the runtime stack, if the register stack overflows. Stack frames are automatically popped from the memory part of the runtime stack, if the register stack underflows.

The global stack pointer register SP contains the top address + 4 of the memory part of the stack, that is the address of the first free memory location in which the first local register would be saved by a push operation to the memory part of the runtime stack.

The memory part of the runtime stack grows from low to high address and is guarded by the global upper stack bound register UB. The UB contains the address beyond the highest legal memory stack location. It is used by the Frame instruction to inhibit stack overflow.

A small stack space can be reserved above UB. UB can then be set to a higher value by a Frame Error handler to free stack space for error handling.

**Register Stack (1)** hyperstone léctronics Unifying RISC and DSP A: FRAME L9, L0 ; set frame length FL = 9 : code of function A ; L7 and L8 contain parameters to pass B L9, 0, B ; call function B CALL code of function A PC, LO RET ; return to function calling A, restore frame B: FRAME L11, L2 ; set frame length FL = 11, decrement FP by 2 ; passed parameter1 can now be addressed in L0 ; passed parameter2 can now be addressed in L1 • code of function B PC, L2 ; return to function A, frame A is restored by RET ; copying return PC and return SR in L2 and L3 ; of frame B to PC and SR 39

Because the complete stack management is accomplished automatically by the hardware, programming the stack handling instructions is easy and does not require any knowledge of the internal working of the stack.

The above example demonstrate how the Call, Frame and Return instructions are applied to achieve the stack behaviour of the register part of the stack shown in the next figure.

A currently activated function A has a frame length of FL = 9. A call to function B needs 2 parameters to be passed. The parameters are placed by function A in registers L7 and L8 before calling B. The Call instruction addresses L9 as destination for the return PC and return SR register pair to be used by function B on return to function A.

On entry of function B, the new frame of B has an implicit length of FL = 6. It starts physically at the former register L9 of frame A. However, since the frame pointer FP has been incremented by 9 by the Call instruction, this register location is now being addressed as L0 of frame B. The passed parameters cannot be addressed because they are located below the new register L0 of frame B. To make them addressable, a Frame instruction decrements the frame pointer FP by 2. The frame instruction must be executed immediately after the preceding Call instruction, otherwise an Interrupt, Parity Error, Extended Overflow or Trace exception could seperate the Call from the corresponding Frame instruction before the frame pointer FP is decremented to include the passed parameters.







hyper lectr	stone onics		Trap Entry Table (1
ying RISC	and DSP		
<ul> <li>Trap</li> <li>Entrie brance</li> <li>Space</li> <li>Trap</li> </ul>	Entry Tab s of the T hing to th ng of the Entries TI	le contains up to 64 entries Frap Entry Table are intended to eac ne associated function. entries is 4 bytes RAP 0 TRAP 55	ch contain an instruction
Address	Trap Entry	Description	Example of Instruction
FFFF FF00	TRAP 0	· · · · · · · · · · · · · · · · · · ·	TRAP0: MOVI PC, #Trap0
FFFF FF04	TRAP 1		TRAP1: MOVI PC, #Trap1
:	:		:
FFFF FFC0	TRAP 48	IO2 Interrupt priority 15	TRAP48: MOVI PC, #IO2Interrupt
	TRAP 49	IO1 Interrupt priority 14	TRAP49: MOVI PC, #IOlInterrupt
FFFF FFC4	TRAP 50	INT4 Interrupt priority 13	TRAP50: MOVI PC, #INT4Interrupt
FFFF FFC4	TRAF 30		
FFFF FFC4 FFFF FFC8 FFFF FFCC	TRAP 50	INT3 Interrupt priority 11	TRAP51: MOVI PC, #INT3Interrupt
FFFF FFC4 FFFF FFC8 FFFF FFCC FFFF FFD0	TRAP 51 TRAP 52	INT3 Interrupt priority 11 INT2 Interrupt priority 9	TRAP51: MOVI PC, #INT3Interrupt TRAP52: MOVI PC, #INT2Interrupt
FFFF FFC4 FFFF FFC8 FFFF FFCC FFFF FFD0 FFFF FFD4	TRAP 50 TRAP 51 TRAP 52 TRAP 53	INT3 Interrupt     priority 11       INT2 Interrupt     priority 9       INT1 Interrupt     priority 7	TRAP51: MOVI PC, #INT3Interrupt TRAP52: MOVI PC, #INT2Interrupt TRAP53: MOVI PC, #INT1Interrupt
FFFF FFC4 FFFF FFC8 FFFF FFCC FFFF FFD0 FFFF FFD4 FFFF FFD8	TRAP         50           TRAP         51           TRAP         52           TRAP         53           TRAP         54	INT3 Interrupt     priority 11       INT2 Interrupt     priority 9       INT1 Interrupt     priority 7       IO3 Interrupt     priority 5	TRAP51: MOVI PC, #INT3Interrupt TRAP52: MOVI PC, #INT2Interrupt TRAP53: MOVI PC, #INT1Interrupt TRAP54: MOVI PC, #IO3Interrupt



# Trap Entry Table (2)

#### Unifying RISC and DSP

#### • Trap Entries TRAP 56 .. TRAP 63

Address	Trap Entry	Description			Example of	Instruction
FFFF FFE0	TRAP 56	Reserved priorit	y 17 (lowest)	TRAP56:	MOVI PC,	#TrapReservecd
FFFF FFE4	TRAP 57	Trace Exception	priority 16	TRAP57:	MOVI PC,	#TraceException
FFFF FFE8	TRAP 58	Parity Error	priority 4	TRAP58:	MOVI PC,	#ParityError
FFFF FFEC	TRAP 59	Extended Overflow	priority 3	TRAP59:	MOVI PC,	#OverflowError
FFFF FFF0	TRAP 60	Range, Pointer, Frame and Privilege Error	priority 2	TRAP60:	MOVI PC,	#MiscError
FFFF FFF4	TRAP 61	Reserved	priority 1	TRAP61:	MOVI PC,	#TrapReservecd
FFFF FFF8	TRAP 62	Reset priori	ty 0 (highest)	TRAP62:	MOVI PC,	#ResetEntry
FFFF FFFC	TRAP 63	Error entry for instruction code of all ones		TRAP63:	MOVI PC,	#AllOnesError

• Bits 14..12 of the MCR map the Trap Entry Table to one of the memory areas MEM0..MEM3 or the IRAM

• Trap Entry Table is mapped to the end of memory area MEM3 after Reset

44

<i>hyperstone</i> lectronics	Interrupt-Lock Flag L
Unifying RISC and DSP	
<ul><li>q Interrupt-Lock Flag L of Status</li><li>L = 1 inhibits exceptions</li></ul>	Register SR controls Exception Inhibition
Interrupt Parity Error Extended Overflow	
q Interrupt-Lock Flag L is automa	tically set to one by any Exception
q Interrupt-Lock Flag L can not b	e set to one in User State
	45

🔽 léctroni	CS	Global Registers
Unifying RISC and	DSP	
q 16 Global F	Registers	
G0	Program Counter PC	
G1	Status Register SR	
G2	Floating-point Exception Register FER	
G3G15	General purpose registers	
G16G17	Reserved	
G16 G17	Reserved	
G16G17 G18	Reserved Stack Pointer SP	
G16G17 G18 G19	Reserved Stack Pointer SP Upper Stack Bound UB	
G16G17 G18 G19 G20	Reserved Stack Pointer SP Upper Stack Bound UB Bus Control Register BCR	
G16G17 G18 G19 G20 G21	Reserved Stack Pointer SP Upper Stack Bound UB Bus Control Register BCR Timer Prescaler Register TPR	
G16G17 G18 G19 G20 G21 G22	Reserved Stack Pointer SP Upper Stack Bound UB Bus Control Register BCR Timer Prescaler Register TPR Timer Compare Register TCR	
G16G17 G18 G19 G20 G21 G22 G23	Reserved Stack Pointer SP Upper Stack Bound UB Bus Control Register BCR Timer Prescaler Register TPR Timer Compare Register TCR Timer Register TR	
G16G17 G18 G19 G20 G21 G22 G23 G24	Reserved Stack Pointer SP Upper Stack Bound UB Bus Control Register BCR Timer Prescaler Register TPR Timer Compare Register TCR Timer Register TR Watchdog Compare Register WCR	
G16G17 G18 G19 G20 G21 G22 G23 G24 G25	Reserved Stack Pointer SP Upper Stack Bound UB Bus Control Register BCR Timer Prescaler Register TPR Timer Compare Register TCR Timer Register TR Watchdog Compare Register WCR Input Status Register ISR	
G16G17 G18 G19 G20 G21 G22 G23 G24 G25 G26	Reserved Stack Pointer SP Upper Stack Bound UB Bus Control Register BCR Timer Prescaler Register TPR Timer Compare Register TCR Timer Register TR Watchdog Compare Register WCR Input Status Register ISR Function Control Register FCR	
G16G17 G18 G19 G20 G21 G22 G23 G24 G25 G26 G27	Reserved Stack Pointer SP Upper Stack Bound UB Bus Control Register BCR Timer Prescaler Register TPR Timer Compare Register TCR Timer Register TR Watchdog Compare Register WCR Input Status Register ISR Function Control Register FCR Memory Control Register MCR	





The Supervisor State Flag S does not affect the behaviour of the Program Counter PC, since program instructions are located on halfword boundaries. Bit zero of the PC is always interpreted as zero by the instruction execution unit.

	rpers ctro	stoi oni	ne cs							F	Ru	Int	tir	ne	) (	Sta	ac	:k	lr	nit	tia	ali:	Za	ati	o	n	(1	)
Unifying • • • • •	RISC a Stack point exect Bits 3 Least begir point Fram SP Bits 2 the c Fram	and I ( poi er F uted 312 t sig nnin : to I le pc 242 urre le le	DSP inte Pn l, si l, si go L0 Dint 21 c ent ngt	er ro mus ince of th ican of th ter I stac th F	egis tbo eth nes nts ec FP i nes ck f L =	ster e ini e re tatu ix b urre mus tatu ram 0 is	SP itial ggis us r its ent s at co us r ie s alv	, up lize ter egi sta ont egi way	ope d,   sta ste ck ain ste /s i	er s bef ack FF fra bi er S	itac ore is R r (b me ts {	ck k e a in rep its in 32 rep	Ca Ca an res 30 th col res ed	und II c un sen 02 e re f th sen as	l re or 1 de it t 5) e s it t FL	egi Fra fin he mu sta sta	ste pi de fra st sr s ck fra 16	er U nsi d s po sta po	JB tru ta p int ck, int	an cti te ooii t tc , th ter	nd i on aft nte o th nat re gth	frai er ca er F ne is, gis	me an Re P. th te	e be ese ney r	e et /			
Status I	Registe	r SR	(glob	bal reg	gister	G1)																						
Bit 31	30 29	28 27	7 26	6 25	24	23 22	2 21	20	19	18	17	16	15	14 1	3	12	11	10	9	8	7	6	5	4	3	2	1	C
		FP				FL				S			L										н					
		Ť				T				T			Ī										Ī.					
Em	me Point	ter		Fran	ne Ler	ngth	Sup	pervis	or St	ate F	lag		Inte	errupt	-Loc	k Fla	ag						Hig	gh G	Sloba	al Fla	ag	

<b>Hype</b> lectr	rstone onics	R	untime Stack Initialization (2
Unifying RISC	and DSP		
• The set	e following t up SP, Ul	g code sequence show B and FP after Reset	ws an example which can be used to
StackBase StackSize	EQU S	\$C000000 \$1000	; base address of hardware stack ; stack size of hardware stack
AfterReset:			
	ORI S MOVI S	SR, 1<<5 SP, StackBase	; set high global flag H ; set base address of hardware stack
	ORI S MOVI U	SR, 1<<5 JB, StackBase+StackSize	; set high global flag H ; set upper bound of stack
	MOVI I ORI I	LO, StackInitialized LO, 1	; initialize return PC ; set supervisor state flag S in L0 ; -> return to supervisor state
	MOVI	L1, StackBase<<(25-2)	; bits 3125 of SR contain ; bits 82 of SP
	ORI I	L1, 1<<15	; set interrupt-lock flag L in L1 ; -> disable all interrupts
	RET I	PC, L0	; restore saved PC and saved SR ; located in L0 and L1
StackInitia	lized: FRAME L0, 	, LO	; runtime stack is set up

The memory part of the runtime stack is located in this example in the internal RAM of the *hyperstone* E1-32 (memory address  $C000\ 0000_{16}$ ).

The frame pointer FP can only be set by returning to supervisor state through a return instruction. The supervisor state flag S is saved in bit zero of the saved return PC of the current stack frame (L0 in the above example). The Return instruction restores the saved S flag from this bit position to the S flag in bit position 18 of the SR (thereby overwriting the bit 18 returned from the saved return SR).

After Reset, the interrupt-lock flag L (bit 15 of the status register SR) is set. When the L flag is one, all Interrupt, Parity Error and Extended Overflow exceptions are inhibited. Changing the L flag from zero to one is privileged to supervior or return from supervisor to supervisor state. A trap to Privilege Error occurs if the L flag is set under program control from zero to one in user state. The L flag is set to one by any exception (e.g. Reset, Interrupt, etc.).

The L flag is set in the return SR, since all interrupts should be locked out after initialization of the runtime stack. The Return instruction restores the saved status register (L1 in the above example) to the SR.

nifving RISC and DSP			
Bower Down Mode			
Power-Down wode			
<ul> <li>Power-Down Mode i</li> </ul>	s entered by a 1-to	-0 transition of M	CR(22)
<ul> <li>Execution Pipeline i</li> <li>Clocked Logic Timer</li> </ul>	s halted		
	Supply Voltage	5V	
103 control modes	Clock Frequency	Power consumption	Power consumption
Interrupt	[MHz]	typical [mW]	power-down [mW]
DRAM refresh	10	200	5
	25	380	12
IRAM refresh	33	470	16
_	40	540	20
<ul> <li>Resumes execution</li> </ul>	at <u>50</u>	800	25
any Interrupt	00		55
Boost (external w	atabdag)		
Reset (external, w	atchuog)		
Reset (external, wa	atchdog)		

ſ

<i>hyperstone</i> lectronics	Sleep Mode (only E1-32X)
Unifying RISC and DSP	
q Sleep Mode	
<ul> <li>Sleep Mode is entered via</li> <li>I/O Write: A(27) = 1, A(2522) = 1</li> </ul>	
Processor Clock is switched off	
<ul> <li>Content will be lost during sleep mode Timer count internal RAM DRAM</li> </ul>	
<ul> <li>Resumes execution at any Interrupt External Reset</li> </ul>	
After Processor awakes it continues wit	th standard reset procedure
	52





	0		
nifying RISC	and DSP	2	
a entr	vtab.as	sm	
XREF	Inter	ruptINT1 ; turns red	d LED1 on (connected to IO1)
XREF	Inter	ruptINT2 ; turns red	d LED1 off
XREF	Timer	Interrupt ; toggles	green LED2 (connected to IO2)
XREF	Reset	Entry	•
XREF	TrapNo	otUsed	
XREF	SetPor	werDown	
SEGMENT	TRAP17		
TRAP17:	MOVI	PC, #SetPowerDown	; located at address FFFF FF44
SEGMENT	EntryTab	le	
TRAP48:	MOVI	PC, #TrapNotUsed	; located at address FFFF FFC0
TRAP49:	MOVI	PC, #TrapNotUsed	; located at address FFFF FFC4
TRAP50:	MOVI	PC, #TrapNotUsed	; located at address FFFF FFC8
TRAP51:	MOVI	PC, #TrapNotUsed	; located at address FFFF FFCC
TRAP52:	MOVI	PC, #InterruptINT2	; located at address FFFF FFD0
TRAP53:	MOVI	PC, #InterruptINT1	; located at address FFFF FFD4
TRAP54:	MOVI	PC, #TrapNotUsed	; located at address FFFF FFD8
TRAP55:	MOVI	PC, #TimerInterrupt	; located at address FFFF FFDC
TRAP56:	MOVI	PC, #TrapNotUsed	; located at address FFFF FFE0
TRAP57:	MOVI	PC, #TrapNotUsed	; located at address FFFF FFE4
TRAP58:	MOVI	PC, #TrapNotUsed	; located at address FFFF FFE8
TRAP59:	MOVI	PC, #TrapNotUsed	; located at address FFFF FFEC
TRAP60:	MOVI	PC, #TrapNotUsed	; located at address FFFF FFF0
TRAP61:	MOVI	PC, #TrapNotUsed	; located at address FFFF FFF4
TRAP62:	MOVI	PC, #ResetEntry	; located at address FFFF FFF8
TRAP63:	MOVI	PC, #TrapNotUsed	; located at address FFFF FFFC

The **XREF** directive specifies that the label in the operand field is a label defined in another module. The reference will be resolved by the linker. The label must not be defined in the current module.

Syntax:

XrefDirective ::= **XREF** Label

A **SEGMENT** assembler directive defines where the following code or data is to be placed at link time. A **SEGMENT** directive consists of the reserved word **SEGMENT** followed by an identifier denoting the *segment name*.

When assembling a source file, the assembler places all code and/or data in the current segment until the next segment directive is encountered.

Up to 64 different segments may be used in a program. This allows for great flexibility and meets all requirements even for large systems.

Syntax:

SegmentDirective ::= **SEGMENT** Identifier

The END directive informs the cross-assembler of the end of the source input file. If the optional Label behind END is present, it is used as the start address of the program. This start address is included in the object file and passed to the linker. During the linking process, only one module may have a start address, otherwise an error results.

Any text found after an **END** directive is ignored.

Syntax:

EndDirective ::=[LabelDefinition] END [Label]

```
hyperstone
                        Assembler Segment: ResetSegment (1)
  🗾 léctronics
Unifying RISC and DSP
 q reset.asm (part 1)
 INCLUDE "system.inc"
 XDEF ResetEntry
 XREF InitializationReady
                            ; after initialization branch to this address
 XREF FCRVariable
                            ; variable to store write-only FCR
 SEGMENT ResetSegment
 ResetEntry:
 ; all interrupts are inhibited,
 ; because interrupt-lock flag L is set after Reset
 ; instruction execution in Supervisor State after Reset
                                                                          56
```

The **INCLUDE** assembler directive allows the insertion of source code from another file into the current source file during assembly. The included file is assembled into the current source file immediately after the directive. When the **EOF** (end-of-file) of the included file is reached, the assembly resumes on the line after the include directive.

The file to be included is named in the string constant after the INCLUDE directive. A file name may contain a path. If the file does not exist, an error results and the assembly is aborted. Recursive includes also result in an error.

The assembler hyMasm searches for source files to be included in the current directory and in each directory listed in the MS-DOS environment variable HYGCCINC.

Syntax:

IncludeDirective ::= INCLUDE StringConstant

The **XDEF** directive defines a label in the current module as an external symbol that is to be made visible to other modules at link time. The operand must reference a label which is defined anywhere in the assembly file.

Syntax:

XdefDirective ::= **XDEF** Label

Assembler Segment: Variab	lesSegment
Unifying RISC and DSP	
q <b>var.asm</b> XDEF FCRVariable	
SEGMENT VariablesSegment FCRVariable: D.WU ; variable to store write-only 32 b	it FCR
END	
	57

Data declaration directives are used to allocate memory. Two types of data storage are allowed, scalar and array. The following table shows the available data declaration types, the corresponding data types and the alignment rules:

Туре	Data Type	Alignment
D.BU	unsigned byte	byte boundary
D.BS	signed byte	byte boundary
D.BC	character string	byte boundary
D.HU	unsigned halfword	halfword boundary
D.HS	signed halfword	halfword boundary
D.WU	unsigned word	word boundary
D.WS	signed word	word boundary
D.WF	single- precision floating-point	word boundary
D.DF	double-precision floating-point	word boundary

The assembler automatically aligns data based on its data type. All labels denoting data declaration directives are automatically adjusted to denote the exact begin of the corresponding data declaration.

### Syntax:

```
ScalarDeclaration ::= Type [ConstExpression]
Type ::= D.BU | D.BS | D.BC |
D.HU | D.HS |
D.WU |D.WS | D.WF |
D.DF
```

A single data element of the specified type is reserved. The memory location may be initialized.

hyperston lectronic	e s	System Include File
Unifying RISC and D	SP	
q system.ind	:	
BCRValue MCRValue PowerDown PLLClockDivide TimeUnit ProcessorClock PrescalerValue TRValue TimerInterval StackBase StackSize	EQU \$F37505CB EQU \$FDD9F0F0 EQU 1<<22 r EQU %10 << 26 EQU 1 EQU 50 EQU ((TimeUnit EQU PLLClockD. EQU 1000000 EQU \$C0000000 EQU \$C0000000 EQU \$C0000000	<pre>; specify according to the connected hardware ; specify according to the connected hardware ; power-down bit in MCR ; CPU Clock = Clock Input ; in microseconds (10<sup>^-6</sup>) ; in megahertz (10<sup>6</sup>) * ProcessorClock) - 2) &lt;&lt; 16 ivider + PrescalerValue ; 1 000 000 microseconds ; first address of IRAM ; size: 1Kbyte</pre>
FCRValue IOlPolarity IO2Polarity PeripheralAddr ClearINT1 ClearINT2	EQU (%1 << 1) EQU (%1 << 5) EQU \$03FFF7F8 EQU \$F EQU \$0	; specify according to the connected hardware ; value to clear INT1 ; value to clear INT2
		58

```
hyperstone
lectronics
                           Assembler Segment: ResetSegment (2)
 Unifying RISC and DSP
  q reset.asm (part 2)
  ; initialize BCR and MCR
  ; enable refresh of the IRAM
                                 ; set high global flag H
; set BCR
  ORI
         SR, 1<<5
  MOVI BCR, BCRValue
                                  ; set high global flag H
  ORI
         SR, 1<<5
                                  ; set MCR
  MOVI MCR, MCRValue
  ; initialize TPR and TR
  ORI SR, 1<<5
                                  ; set high global flag H
                            , set high global flag h
; set timer prescaler register
; set high global flag H
: set timer register
  MOVI TPR, TPRValue
  ORI SR, 1<<5
MOVI TR, 0
                                 ; set timer register
  ...
                                                                                    59
```

```
hyperstone 🔁
                       Assembler Segment: ResetSegment (3)
 🔽 léctronics
Unifying RISC and DSP
 q reset.asm (part 3)
 ; enable external interrupt INT1 and INT2
 ; set polarity of INT1 and INT2 to non-inverted
 ; enable internal timer interrupt
 ; set priority of timer interrupt to 6
 ; set IO1 and IO2 to output state
 ; set polarity of IO1 and IO2 to Inverted
 ; interrupts are still inhibited
 MOVI L0, FCRValue
 STW.A 0, L0, FCRVariable
                            ; store FCRValue in FCRVariable
     SR, 1<<5
                            ; set high global flag H
 ORI
 MOV FCR, L0
                            ; set FCR
 ...
                                                                        60
```

The content of the Function Control Register FCR is saved in the variable FCRVariable, since this register is write-only.

### **Absolute Address Mode:**

Notation load instruction:	LDxx.A 0, Rs, dis	
Notation store instruction:	STxx.A 0, Rs, dis	
Data Type xx is with:		
вu: byte unsigned;	HU: halfword unsigned;	W: word;
<b>BS</b> : byte signed;	<b>HS</b> : halfword signed;	D: double-
word;		

The displacement dis is used as an address into memory address space.

In the case of all data types except byte, address bit zero of dis is treated as zero.

The displacement displacement displacement displacement displacement. The memory  $\ensuremath{\mathsf{ais}}$  provides absolute addressing at the beginning and the end of the memory.

```
Assembler Segment: ResetSegment (4)
Hypersicing
lectronics
   hyperstone
 Unifying RISC and DSP
q reset.asm (part 4)
; initialize run-time stack
ORI
     SR, 1<<5
                             ; set high global flag H
MOVI SP, StackBase
                             ; set base address of stack
ORI
      SR, 1<<5
                             ; set high global flag H
MOVI UB, StackBase+StackSize ; set upper bound of stack
MOVI
      L0, InitializationReady ; initialize return PC
      L1, StackBase<<(25-2) ; bits 31..25 of SR contain bits 8..2 of SP
MOVI
      PC, LO
                             ; restore saved PC and SR located in L0 and L1
RET
                             ; supervisor state flag S is not set in L0
                             ; interrupt-lock flag L is not set in L1
END
                                                                           61
```

After the hardware is initialized, instruction execution continues at InitializationReady.

<b>e</b> hy le	/perstone ctronics	Assembler Segment: MainSegment
Unifying	RISC and DSP	
q ma	ain.asm	
XDEF	InitializationReady	
SEGMEN	T MainSegment	
Initia	lizationReady:	
FRAME	L0, L0	; 16 Registers in stack frame
		; interrupt-lock flag is now cleared
WaitFo	rTnterrunt.	; runtime stack is set up
TRAP	17	; set power-down mode
BR	WaitForInterrupt	; looping forever
END		
		62

Segment: InterruptSegment (1)					
Unifying RISC and DSP					
q intr.asm (part 1) INCLUDE "system.inc"					
XDEF InterruptINT1 XDEF InterruptINT2 XDEF TimerInterrup XDEF TrapNotUsed XDEF SetPowerDown XREF FCRVariable	; turns red LED1 on (connected to IO1) ; turns red LED1 off ; toggles green LED2 (connected to IO2)				
SEGMENT InterruptSegment					
SetPowerDown: FRAME L3, L0 MOVI L2, MCRValue ORI SR, 1<<5 MOV MCR, L2 ANDNI L2, 1<<22 ORI SR, 1<<5 MOV MCR, L2 RET PC, L0	; set high global flag H ; set power-down bit from 0 to 1 ; set power-down mode ; set high global flag H ; power down is set, program stops ; return is executed after power up				
TrapNotUsed: FRAME L2, L0 RET PC, L0	; referenced in Entry Table ; FL = 2; L0 = return PC, L1 = return SR				
	63				

```
tectronics
                    Assembler Segment: InterruptSegment (2)
Unifying RISC and DSP
 q intr.asm (part 2)
 TimerInterrupt:
 FRAME L3, L0
                                 ; FL = 3; L0 = return PC, L1 = return SR
                               ; load FCRVariable
 LDW.A 0, L2, FCRVariable
 XORI
        L2, IO2Polarity
                                 ; toggle IO2Polarity bit
 STW.A 0, L2, FCRVariable
                                ; store FCRVariable
 ORI
        SR, 1<<5
                                 ; set high global flag H
        FCR, L2
 MOV
                                 ; set FCR
 ORI
        SR, 1<<5
                                 ; set high global flag H
                                 ; move content of TR to local register L0
 MOV
        L2, TR
 ADDI
        L2, TimeUnit*TimerInterval ; add timer delay time to local register L0
                                ; set high global flag H
 ORI
        SR, 1<<5
 MOV
        TCR, L2
                                 ; set new TCR value
        PC, LO
 RET
                                                                         64
```

```
hyperstone
lectronics
                    Assembler Segment: InterruptSegment (3)
Unifying RISC and DSP
  q intr.asm (part 3)
 InterruptINT1:
                             ; turns red LED1 on (connected to IO1)
 FRAME L3, L0
                             ; FL = 3; L0 = return PC, L1 = return SR
  MOVI L2, ClearINT1
                             ; value to clear INT1
  STW.IOA 0, L2, PeripheralAddr ; clear INT1 with I/O write access
 LDW.A 0, L2, FCRVariable ; load FCRVariable
         L2, IO1Polarity
                             ; set IO1Polarity bit
  ORI
  STW.A 0, L2, FCRVariable
                            ; store FCRVariable
  ORI
         SR, 1<<5
                             ; set high global flag H
  MOV
         FCR, L2
                             ; set FCR
         PC, LO
 RET
                                                                         65
```

```
hyperstone
lectronics
                     Assembler Segment: InterruptSegment (4)
 Unifying RISC and DSP
  q intr.asm (part 4)
  InterruptINT2:
                              ; turns red LED1 off (connected to IO1)
  FRAME L3, L0
                               ; FL = 3; L0 = return PC, L1 = return SR
  MOVI L2, ClearINT2 ; value to clear INT2
  STW.IOA 0, L2, PeripheralAddr ; clear INT2 with I/O write access
  LDW.A 0, L2, FCRVariable
                               ; load FCRVariable
  ANDNI L2, IO1Polarity ; clear IO1Polarity bit
STW.A 0, L2, FCRVariable ; store FCRVariable
         SR, 1<<5
                              ; set high global flag H
  ORI
  MOV
         FCR, L2
                               ; set FCR
  RET
          PC, LO
  END
                                                                              66
```





The five assembly language source files of the preceding example can be translated into object modules as follows:

```
hymasm -LIST entrytab
hymasm -LIST reset
hymasm -LIST main
hymasm -LIST intr
hymasm -LIST var
```

The above command line can be entered with any combination of lowercase or upper-case characters. Options may be specified in any order but must precede filename.

If an extension is not specified on filename, then **.asm** is assumed. The extension **.obj** and **.lst** can not be used for source input files to prevent accidental overwriting of assembler source and listing files by the assembler itself.

An object file, filename.obj, is created automatically when no errors in the source program are detected. The old object file, if any, is always renamed to filename.obb regardless of wether errors have been detected or not.

A comprehensive output listing file, filename.lst, containing the source and object code generated, is created when the assembler is invoked with the -LIST option.





byperstone L lectronics	inker hyLink
Unifying RISC and DSP	
<ul> <li>Linker and locator for object modules created by the hyMas assembler</li> </ul>	sm
Command line invocation	
hylink {options} @commandfilename[.lnk]	
Options	
-MAP	
creates a map file commandfilename.map, containing about the location of individual segments and a list of i declared as externals (XDEF)	information identifiers
-NODEBUG	
no debug information is included in the <i>hyper</i> stone exe even if some or all of the object files are assembled wit information	cutable file th debug
-QUIET	
displaying screen title and copyright information is sup	opressed
	71

The five object modules former created by the hyMasm assembler can be linked as follows:

#### hylink -MAP example1.lnk

The above command line can be entered with any combination of lowercase or upper-case characters. Options may be specified in any order but must precede commandfilename. If an extension is not specified on commandfilename, then .lnk is assumed.

Modules are linked in the order specified by the user. Modules to be linked are object files created by the hyMasm assembler. An *hyperstone* executable file is created.



The above link command file example1.lnk contains the following commands:

## LINK Command

```
Syntax:
exefilename = objectfilename | libfilename
{[,]objectfilename | libfilename}
```

An executable file exefilename is created. objectfilename is the name of an object file, libfilename is the name of a library file. When the name extension of exefilename is omitted, **.hye** is used by default. The contents of the listed object or library files are linked into the executable file. When the name extension of the object or library file is omitted, **.obj** is used by default.

### **DEFINE Command**

Syntax:

**DEFINE** identifier = expression

The **DEFINE** command creates a user defined **XDEF** symbol. The **XDEF** identifier and expression must be specified.

identifier is the identifier of the **XDEF** created.

expression is the value assigned to the **XDEF** created.


### **GROUP** Command

Syntax:

**GROUP** segmentname = segmentname {[,]segmentname}

The segments segmentname behind the equal (=) character are grouped together to a single *segment group*; this group can then be referenced as one segment by the segment name segmentname preceding the equal (=) character. The segments names making up the new group are then no longer visible to the linker and cannot be used in further linker commands.

The **GROUP** command forces the linker to group the segments in the order specified.

segmentname specifies a segment.

### **LOCATE Command**

Syntax:

LOCATE segmentname AT expression

The LOCATE command specifies the address at which a segment begins. If multiple locate commands specify overlapping segments, a warning is issued.

segmentname specifies the segment.

expression specifies the beginning address of the segment.





The above formatter command file example1.fmt contains the following commands:

**OUTPUT** = filename denotes the name of the output binary file(s) used for programming the EPROMs. In case of more than one output file a digit is appended to the filename extension where the lower value indicates the lower address.

**USER** = filename denotes the name of the user program file

**EPROMSIZE** specifies the size of each EPROM output file in bytes. The optional suffix  $\mathbf{m}$  means megabytes and  $\mathbf{k}$  means kilobytes.

**EPROMWIDTH** specifies the organization of the EPROM-chip(s) (x8, x16 or x32 bit organization).

**MEMBUSWIDTH** specifies the bus size (8, 16 or 32 bits) for accessing the EPROM(s). The number of output files generated is calculated by the formula **MEMBUSWIDTH** / **EPROMWIDTH**.

Example: Accessing two EPROMs with 16 bit organization via a 32-bit memory bus: EPROMWIDTH = 16, MEMBUSWIDTH = 32

**MEMBUSWIDTH** / **EPROMWIDTH** = 2, therefore two EPROM files are generated.

**BASEADDR** specifies the base address of the EPROM. The default value is hexadecimal address (\$100000000 - EPROM size), that is the EPROM is assumed at the end of memory area MEM3. For EPROMs in memory area MEM2, **BASEADDR** is usually hexadecimal address \$80000000.





<pre>Unifying RISC and DSP q Stack-Level Tasks • own task control block (TCB) for each task • defining Stack-Level Task in C with macro StackLevelTCB(TCBVariable, Priority, OnCreate, OnError, OnReset, SizeHardwareStack, SizeAggregateStack); Mean decode and decode the control block former the control block of the obtained back and and and and and and and and and and</pre>
<pre>q Stack-Level Tasks • own task control block (TCB) for each task • defining Stack-Level Task in C with macro StackLevelTCB(TCBVariable, Priority,</pre>
<ul> <li>own task control block (TCB) for each task</li> <li>defining Stack-Level Task in C with macro StackLevelTCB(TCBVariable, Priority, OnCreate, OnError, OnReset, SizeHardwareStack, SizeAggregateStack);</li> </ul>
<ul> <li>defining Stack-Level Task in C with macro StackLevelTCB(TCBVariable, Priority, OnCreate, OnError, OnReset, SizeHardwareStack, SizeAggregateStack);</li> </ul>
StackLevelTCB(TCBVariable, Priority, OnCreate, OnError, OnReset, SizeHardwareStack, SizeAggregateStack);
OnCreate, OnError, OnReset, SizeHardwareStack, SizeAggregateStack);
SizeHardwareStack, SizeAggregateStack);
Means $d_{1} = 1$ and $1$ may declare the veriable many $-1$ , of two $d_{1} = -1$ and $1$ many $-1$
Macro stackleverres declares the variable resvariable of type stackleverrestype
Priority is the priority of the stack-level task
each stack-level task must have a different priority
when its priority is set in the range 031
OnCreate points to the user defined task function (task entry point)
OnError points to the user defined error function, optionally NULL
OnReset points to the user defined reset function, optionally
NULL
SizeHardwareStack defines the size of the hardware stack in bytes
SizeAggregateStack defines the size of the aggregate stack in bytes
71

Each stack-level task has a task control block (TCB). A TCB is declared by a macro; the macro provides initialization parameters and defines the size of the TCB. In the present version, a stack-level TCB has a size of 200 bytes.

The TCB macro for a stack-level task is applied in C as:

```
StackLevelTCB(Label, Priority, OnCreate, OnError, OnReset,
SizeHardwareStack, SizeAggregateStack);
```

The C compiler treats the **stackLevelTCB** macro as a declaration of the variable Label with the predefined structure type **stackLevelTCBType**. The meaning and use of the parameters is the same as applied in assembler. The **stackLevelTCB** macro applied in C must not be placed in a function (e.g. **main()**), because the variable declared by the macro must be global.

A stack-level TCB which is declared in a C source module, can be imported in other C source modules as follows:

extern StackLevelTCBType Label;

Note: For the **main()** task, OnError is initialized to point to the C-function raise(). Optionally, OnError in other stack-level tasks may also be specified to point to raise().

<i>hyperstone</i> lectronics	Real-Time Operating System hyRTK (3)
Unifying RISC and DSF	
q Interrupt-Lev	rel Tasks
own task o	control block (TCB) for each task
<ul> <li>defining Ir</li> </ul>	nterrupt-Level Task in C with macro
InterruptLev	<pre>relTCB(TCBVariable, Priority, OnInterrupt, OnError, OnReset);</pre>
Macro Interru Interrupt	uptLevelTCB <b>declares the variable</b> TCBVariable <b>of type</b> LevelTCBType
Priority	is the priority of the interrupt-level task Priority = 5 corresponds to pin IO3 Priority = 7 corresponds to pin INT1 Priority = 9 corresponds to pin INT2 Priority = 11 corresponds to pin INT3 Priority = 13 corresponds to pin INT4 Priority = 14 corresponds to pin IO1 Priority = 15 corresponds to pin IO2
OnInterrupt	points to the user defined interrupt service function
OnError	points to the user defined error function, optionally NULL
OnReset	points to the user defined reset function, optionally NULL

Each interrupt-level task has a task control block (TCB). A TCB is declared by a macro; the macro provides initialization parameters and defines the size of the TCB. In the present version, a interrupt-level TCB has a size of 80 bytes.

The TCB macro for a interrupt-level task is applied in C as:

The C compiler treats the InterruptLevelTCB macro as a declaration of the variable Label with the predefined structure type InterruptLevelTCBType. The meaning and use of the parameters is the same as applied in assembler. The InterruptLevelTCB macro applied in C must not be placed in a function (e.g. main()), because the variable declared by the macro must be global.

A interrupt-level TCB which is declared in a C source module, can be imported in other C source modules as follows:

```
extern InterruptLevelTCBType Label;
```

An interrupt-level task may interrupt any stack-level task. Since interrupt-level tasks use the aggregate stack of the interrupted stack-level task, it must be guaranteed that each and every stack-level task provides enough aggregate stack space to fulfill the interrupt-level task's need for aggregate stack additionally to its own need. The hyC C compiler generates code so that an interrupt-level task written in C uses the aggregate stack of the interrupted stack-level task.

<b>Real-Time Operating System hyRTK</b>	(4)
Unifying RISC and DSP	
q Interrupt-Level Tasks and Interrupts	
<ul> <li>interrupts start execution of an interrupt-level task</li> </ul>	
<ul> <li>macro SetOwnTaskPointer(Label)</li> </ul>	
must be placed as the first statement of the entered interrupt function Label is the variable name of the TCB of the entered interrupt function	
<pre>void MyInterrupt(void); /* function prototype of interrupt function */ InterruptLevelTCB(MyInterruptTCB, 14, MyInterrupt, NULL, NULL);</pre>	
<pre>void MyInterrupt(void) /* implement. of interrupt function */ {</pre>	
<pre> }</pre>	
<ul> <li>interrupt-level tasks may interrupt any stack-level task</li> <li>interrupt-level tasks may not be interrupted themselves</li> </ul>	
	80















<b>Real-Time Operating System hy</b>	RTK (12)
Unifying RISC and DSP	
<pre>q SetGuard Synopsis #include <sys hyrtk.h=""> void SetGuard(GuardType* GuardPointer); Description The SetGuard function sets the guard denoted by GuardPointe 1. Returns The SetGuard function returns no value.</sys></pre>	∍r to
	88











<b>Figure System Approxime System hyRTK</b>	(18)
Unifying RISC and DSP	
q UpdateBCR Synopsis	
<pre>#include <sys hyrtk.h=""></sys></pre>	
void UpdateBCR(unsigned long int SetBits	
unsigned long int ClearBits);	
Description	
The UpdateBCR function modifies the value of the bus control register BCR.	
Each bit set in SetBits sets the corresponding bit in the BCR.	
Each bit set in ClearBits clears the corresponding bit in the BCR.	
If the same bit is set in SetBits and ClearBits, the corresponding bit in the BCR will be inverted (toggled).	
Returns	
The UpdateBCR function returns no value.	
	94

U	hyperstone Real-Time Operating System hyRTK (1	9)
Unif	ving RISC and DSP	
q	UpdateMCR	
	Synopsis	
	<pre>#include <sys hyrtk.h=""></sys></pre>	
	void UpdateMCR(unsigned long int SetBits	
	unsigned long int ClearBits);	
	Description	
	The UpdateMCR function modifies the value of the memory control register MCR.	
	Each bit set in SetBits sets the corresponding bit in the MCR.	
	Each bit set in ClearBits clears the corresponding bit in the MCR.	
	If the same bit is set in SetBits and ClearBits, the corresponding bit in the MCR will be inverted (toggled).	
	Returns	
	The UpdateMCR function returns no value.	
		95
		90



Hyperstone Real-Time Operating System hyperstone	₹TK (21)
Unifying RISC and DSP	
q UpdateFCR Synopsis	
<pre>#include <sys hyrtk.h=""></sys></pre>	
void UpdateFCR(unsigned long int SetBits	
unsigned long int ClearBits);	
Description	
The UpdateFCR function modifies the value of the function control register FCR.	
Each bit set in SetBits sets the corresponding bit in the FCR.	
Each bit set in ClearBits clears the corresponding bit in the FCR.	
If the same bit is set in SetBits and ClearBits, the correspondin bit in the FCR will be inverted (toggled).	g
Returns	
The UpdateFCR function returns no value.	
	97







### main.c

#### Unifying RISC and DSP

```
#include <sys\hyrtk.h>
#include "int.h"
#include "global.h"
extern InterruptLevelTCBType InterruptTCB1;
extern InterruptLevelTCBType InterruptTCB2;
void main(void)
{
   CreateTask(&InterruptTCB1);
   CreateTask(&InterruptTCB2);
  /* set IO1 and IO2 to output mode, enable INT1 and INT2 */
UpdateFCR(IO1Mask | IO2Mask, IO1Direction | IO2Direction | INT1Mask | INT2Mask);
   while (1)
   {
      /* toggle green LED2 */
     UpdateFCR(IO2Polarity, IO2Polarity);
DelayBy(1000000); /* delay 1 second */
}
}
                                                                                                    100
```



## global.h

```
Unifying RISC and DSP
#ifndef _global_h
#define _global_h
#define INT1Mask 1<<28 /* 0 = enable */</pre>
#define INT2Mask 1<<29 /* 0 = enable */</pre>
/* red LED */
#define IO1Direction 1<<2 /* 0 = Output</pre>
                                                                         */
#define IOIPOlarity 1<<1 /* 1 = Non-Inverted */
#define IOIMask 1<<0 /* must be 1 on Output */</pre>
/* green LED */
#define IO2Direction 1<<6 /* 0 = Output
#define IO2Polarity 1<<5 /* 1 = Non-Inverted</pre>
                                                                          */
                                                                        */
                            1<<4 /* must be 1 on Output */
#define IO2Mask
/* I/O Peripheral */
#define PeripheralAddr 0x03FFF7F8 /* specify according to the connected hardware */
#define ClearINT1 0xF /* value to clear INT1 */
#define ClearINT2 0x0 /* value to clear INT2 */
#endif
```



### Unifying RISC and DSP

#ifndef \_int\_h
#define \_int\_h

/\* Function Prototypes \*/
void InterruptFunction1(void);
void InterruptFunction2(void);

#endif

int.h

```
hyperstone
lectronics
```

#### int.c

```
Unifying RISC and DSP
```

```
#include <sys\hyrtk.h>
#include <io.h>
#include "global.h"
#include "int.h"
InterruptLevelTCB(InterruptTCB1, 7, InterruptFunction1, NULL, NULL);
InterruptLevelTCB(InterruptTCB2, 9, InterruptFunction2, NULL, NULL);
void InterruptFunction1(void)
{
  SetOwnTaskPointer(&InterruptTCB1);
  outpw(PeripheralAddr, ClearINT1);
  UpdateFCR(0, IO1Polarity);
}
void InterruptFunction2(void)
{
  SetOwnTaskPointer(&InterruptTCB2);
  outpw(PeripheralAddr, ClearINT2);
  UpdateFCR(IO1Polarity, 0);
}
```





The hyC *hyperstone* ANSI C compiler takes a C source file and translates it to assembler statements which may then be automatically passed to the assembler in order to get an objet file.

The hyC compiler may be invoked by entering hyc followed by options and one ore more C source file names. The syntax for the entire command line is as follows:

```
hyc {option} filename {filename}
```

Options must be preceded by a minus sign (-) and must be separated by at least one space character; multiple single-letter options may *not* be grouped: -dr is different from -d -r.

filename denote the filenames of the source file(s) to be compiled. File names which end in .c are taken as C source to be pre-processed, compiled and assembled. Please note that the .c file extension is *not* optional. If the .c file extension is omitted, an error will be flagged. Multiple filenames can be specified on the command line but filenames containing wildcards, such as \*.c or xyz?.c, are not allowed.

Compiler output files which end in **.s** and assembler source files with the extension **.asm** are assembled when specified on the command line.

When you invoke the C compiler with a C source file, it automatically does pre-processing, compilation, assembly and linking (when specifying the -\$ option). The output is then an executable program with the file extension **.**hye which is ready for loading to the target system. Command options allow halting the compilation process after a certain stage of processing.





# ANSI C Compiler hyC (3)

Unifying RISC and DSP

### q Object Sizes

Data Type	Size	Alignment
unsigned char	8 bits	byte boundary
signed char	8 bits	
unsigned short int	16 bits	halfword boundary
signed short int	16 bits	max. 1 byte of padding
unsigned int	32 bits	word boundary
signed int	32 bits	max. 3 bytes of padding
unsigned long int	32 bits	
signed long int	32 bits	
unsigned long long int	64 bits	
signed long long int	64 bits	
float	32 bits	
double	64 bits	
pointer	32 bits	7

hyperstor lectronic	ANSI C Compiler hyC (4)
Unifying RISC and D	DSP
q Arguments • only 6 le • all other aggrega • register <caller MOV MOV CALL <callee FRAME RET</callee </caller 	<pre>s Passing ocal registers may be used to pass arguments to a function r arguments and structure arguments must be stored on the ate stack r stack arguments: &gt;&gt;: Ln, <arg0> Ln+1, <arg1> : Ln+5, <arg5> Ln+6, <callee> &gt;&gt;: Ld, Ls ; Ld is the largest register used + 1 : ; Ls is the number of register arguments passed PC, Ls</callee></arg5></arg1></arg0></pre>
	108

Only 6 registers (as seen by the called subprogram) may be used to pass arguments to a function. This reduces the probability of spilling arguments. All other arguments must be stored on the aggregate stack. Structure arguments are always stored on the aggregate stack.


Function results are always returned in LO for char, short int, int, long int, float and pointers, while double and long long int are returned in LO and L1.

Note that if a function returns a value, then enough registers must be allocated to hold the result.

<i>The transforme</i> <i>bectronics</i>	ANSI C Compiler hyC (7)
Unifying RISC and DSP	
<ul><li>q Names of Global Variables and Fu</li><li>prefixed with an underscore</li></ul>	nctions
Declaration	Compiler Name
int i;	_i
int int_num;	_int_num
<pre>void funct(void);</pre>	_funct
q Names of Local Static Variables	
<ul> <li>prefixed with an underscore and a</li> </ul>	numerical value
Declaration	Compiler Name
<pre>void func_a(void)</pre>	
{	
static int i;	_0i
static int_num;	_lint_num
}	
void func_b(void)	
۱ static int i:	21
static int num:	 3int num
}	
	110

	SC and DSP			
y De	fault Segment Na	ames		
	Segment Name	Usage	Example	
	code	program code	if (A != B) C = 0;	
	text	static initialized data	int a[10] = {0}, b=1;	
	far_bss	static uninitialized data	int a[10], b;	
q <b>Re</b> i -m	naming Predefing	ed Segment Names wi	th Compiler Option	
q <b>Re</b> i -m	naming Predefin seg-code=name renames segme	ed Segment Names wi	th Compiler Option	
q <b>Re</b> i -m -m	naming Predefin seg-code=name renames segme seg-text=name	ed Segment Names wi ent code to segment name	th Compiler Option	
q <b>Re</b> i -m -m	naming Predefin seg-code=name renames segme seg-text=name renames segme	ed Segment Names wi ent code to segment name ent text to segment name	th Compiler Option	
q Rei -m -m -m	naming Predefine seg-code=name renames segme seg-text=name renames segme seg-far_bss=name	ed Segment Names wi ont code to segment name ont text to segment name me	th Compiler Option	
q <b>Re</b> i -m -m -m	naming Predefin seg-code=name renames segme seg-text=name renames segme seg-far_bss=name renames segme	ed Segment Names wi ent code to segment name ent text to segment name me ent far_bss to segment r	th Compiler Option	
9 Rei -m -m -m	naming Predefin seg-code=name renames segme seg-text=name renames segme seg-far_bss=name renames segme sating Additional	ed Segment Names wi ent code to segment name ent text to segment name me ent far_bss to segment r lly Segment Names wit	th Compiler Option	



After all C and assembler modules have been compiled, they are ready to link together with the startup.obj start-up code and the crtl.lib runtime library to a single executable program.

Modules can either separately compiled and linked later by invoking the linker in a separate pass or the C compiler can be directed to invoke the linker automatically by specifying the **-**\$ option. In any case a linker command file containing the names of all modules making up the executable file and some commands controlling the linkage process has to be set up.

The **ORDER** command tells the linker to locate the segments **code**, **text** and **far\_bss** in consecutive ascending order.

The **LOCATE** command specifies the start address of the first segment to begin at  $8000_{16}$ .

Please note that addresses  $0000_{16} - 7FFF_{16}$  or  $4000\ 0000_{16} - 4000\ 7FFF_{16}$ , respectively are reserved for the real-time operating system hyRTK.

The priority of the program **Priority**, the size of the hardware stack defined by **stack1size** and the size of the aggregate stack **stack2size** have to be specified.

When calculating the size of the hardware stack **stack1size** and the size of the aggregate stack **stack2size**, please keep in mind that recursive functions need a large amount of stack space depending on the depth of recursion and that the C run-time library needs approximately 512 bytes for the hardware stack and aggregate stack.



## main.lnk (1)

Unifying RISC and DSP
; linker command file for C example

; RENAME Command ; rename segment code and text to IRAMcode and IRAMtext RENAME int.o code = IRAMcode RENAME int.o text = IRAMtext

; LINK Command main.hye = main.o, int.o, startup.obj crtl.lib

; ORDER Command ; Order segments IRAMcode, IRAMtext ORDER IRAMcode, IRAMtext

; LOCATE Command ; Locate IRAMcode and IRAMtext in IRAM LOCATE IRAMcode at \$C0000000

113



## main.lnk (2)

Unifying RISC and DSP

; ORDER Command ; Order segments code, text and far\_bss ORDER code, text, far\_bss

; LOCATE COMMAND ; locate segments code, text, far\_bss at address \$8000 LOCATE code at \$8000

; Define program priority and stack sizes DEFINE Priority = 31 DEFINE Stack1Size = 2048 ; size of hardware stack DEFINE Stack2Size = 2048 ; size of aggregate stack

114



provides service for generating and editing board	I definition files (e.g.)
boarddef.def and boarddef.rom	
<ul> <li>these files contains settings of up to 255 different</li> <li>a board configuration comprise following settings</li> </ul>	t board configurations s:
BCR     Bus Control Register       MCR     Memory Control Register       TPR     Timer Prescaler Register	
<ul> <li>each board configuration can be identified with it (1255)</li> </ul>	s bord type number
function control register FCR cannot be set via be	oard definition file
<ul> <li>Following tools use the board definition file to ini and TPR according to the hardware environment:</li> </ul>	tialized the BCR, MCR
pcboot.hye in use with the debugger hyDebug	PROM

The board definition program hyAdmin is invoked with the following command line:

### hyadmin filename

where filename denotes the board definition file (usually **boarddef.def**). If you specify a non-existing file, hyAdmin automatically prompts you to create a new file. In this case type  $\mathbf{y}$  or  $\mathbf{Y}$  to create it or  $\mathbf{n}$  or  $\mathbf{N}$  to terminate hyAdmin.

If the file filename exists and is a valid board definition file, hyAdmin automatically loads this file for editing.

fying RISC and DSP			
Hyperstone Board Admi Board Type 2 CPU Type E1-32	nistration Progra BCR F37505CB MCR FDD980F0	n Version 2.04, Copy TPR 00300000	right(c) 1996-1997
MEMO Memory Type MEMO Bus Size MEMO Parity Check MEMO Access Time MEMO RAS Precharge MEMO RAS To CAS Delay MEMO RAFresh Rate MEMO Page Size Code	DRAM 32 bit Disabled 2 clock cycles 2 clock cycles 512 clock cycles A11A2	MEM2 Bus Size MEM2 Parity Check MEM2 Setup Time MEM2 Access Time MEM2 Bus Hold Tim MEM2 Bus Hold Brea	8 bit Disabled O clock cycles 8 clock cycles a 3 clock cycles ak Enabled
MEM1 Bus Size MEM1 Parity Check MEM1 Access Time MEM1 Bus Hold Time MEM1 Bus Hold Break	32 bit Disabled 2 clock cycles 0 clock cycles Enabled	MEM3 Bus Size MEM3 Parity Check MEM3 Access Time MEM3 Bus Hold Tim MEM3 Bus Hold Brea	8 bit Disabled 4 clock cycles 2 clock cycles ak Enabled
F1: Help F4:	Previous Next	F7: Copy F9 E8: Paste E10	: Save & Exit Exit

hypers lectro Unifying RISC a	tone Board Administration Program hy nics	Admin (3)
• follo _boa	wing predefined board types are kept in the board definition rddef.def and boarddef.rom:	on file
Board Ty	pe Board Type	
1	Development board (version 10/95) with hyperstone E1-32N (version U2)	
2	Development board (version 11/95) with hyperstone E1-32N (version U3) @ 50 MHz	
3	Reserved by hyperstone	
4	Development board (version 12/95) with hyperstone E1-32N (version LL) @ 66 MHz	
5	Development board (revision 5) with hyperstone E1-32XN (version U4)	
6	Reserved by hyperstone	
7	Optical character recognition board (version 08/95) with hyperstone E1-32N (version U2)	
8	Reserved by hyperstone	
9	Reserved by hyperstone	
10	Reserved by hyperstone	
11	Reserved by hyperstone	
12	Reserved by hyperstone	
13	Reserved by hyperstone	
14	Reserved by hyperstone	
15	Reserved by hyperstone	
	·	118



File Search	Pup Profiler			
	Kur Prorrie	Debug Windows —— Task States -		
SysTask Main	Scheduled Scheduled	Running Prio:00 Stopped Prio:31	WaitFlag:00 WaitFlag:00	No Error No Error
extern Interri extern Interri	uptLevelTCBType uptLevelTCBType	InterruptTCB1; InterruptTCB2;		
void main(voi) {	a)			
( reatelask),	vinterrupt(CBI)	;		

Profile Data         Function       Time       Percentage         _funcA       368.000msec       81.42%         [00014]       29.000msec       64.42%         [00017]       297.000msec       65.71%         [00018]       33.000msec       1.99%         [00019]       9.000msec       1.99%         _funcB       84.000msec       18.58%         [00025]       79.000msec       17.48%         [00026]       5.000msec       1.11%         Zoom       Unzoom       Cancel         void funcA(void)       void funcB(void)       {             {	ifving RISC and DSP	
Function       Time       Percentage         _funcA       368.000msec       81.42%         [00014]       29.000msec       6.42%         [00017]       297.000msec       65.71%         [00018]       33.000msec       7.30%         [00019]       9.000msec       1.99%         _funcB       84.000msec       18.58%         [00026]       79.000msec       1.11%         Zoom       Unzoom       Cancel         void funcA(void)       void funcB(void)       {         int i, a;       int i;       int i;		Profile Data
<pre>void funcA(void) void funcB(void) {</pre>	Function _funcA [00014] [00017] [00018] [00019] _funcB [00025] [00026]	Time         Percentage           368.000msec         81.42%           29.000msec         6.42%           297.000msec         65.71%           33.000msec         7.30%           9.000msec         1.99%           84.000msec         18.58%           79.000msec         17.48%           5.000msec         1.11%
	<pre>void funcA(void) {</pre>	<pre>void funcB(void) {     int i:</pre>



<b>E</b> hyperste	one iics	main.fmt
Unifying RISC and	d DSP	
OUTPUT SYSTEM BOOT BOARDDEF BOARDTYPE USER EPROMSIZE EPROMWIDTH MEMBUSWIDTH	<pre>= EPROM.HEX = c:\hstone\bin\hyrtk.hye = c:\hstone\bin\romboot.hye = c:\hstone\eprom\boarddef.rom = 2 = main.hye = 128K = 8 = 8 = 8</pre>	<pre>; Binary Output File ; Real-Time Operating System ; Bootloader ; Board Definition File ; Hyperstone Development Board ; User Program ; Size of EPROM in Bytes ; Data Bus Width of EPROM in Bits ; Bus Width of MEM3 in Bits</pre>
		123

```
system = filename
filename denotes the name of the operating system executable file
(hyrtk.hye)
```

```
BOOT = filename
```

filename denotes the name of the boot file containing the boot loader (romboot.hye).

```
BOARDDEF = filename
```

filename denotes the name of the board definition file. The board definition file can contain up to 255 different board configurations. The board definition file can be generated and edited by the utility program hyADMIN.

#### BOARDTYPE

selects the desired board configuration (1..255) in the board definition file. A board configuration specifies the board clock frequency and the BCR and MCR register setting of the board.





# **DSP Unit**

Unifying RISC and DSP

### q DSP Unit

- ALU and DSP Unit
- Parallelism ALU DSP
- Example Dot Product

125





	perston ctronic	e s		Parallelism ALU - DSP
Unifying F	RISC and DS	SP		
Label:	LDD.P EMULU LDD.P ADDI DBGT STD.P	L0, L5 L5, L6 L0, L5 L4, -1 Label L1, G14	: 1 ; m : 1 ; d ; c ; s	oad data with postincrement multiply 32 bit x 32 bit oad new data with postincrement lecrement loop index onditional delayed branch store G14//G15
Cycle	DSP Instruction	ALU Instruction	Load/Store Instructions	1
1	Issue			
2	Latency		Load	1
3	Latency		Load	
4	Latency	ADD	Latency	1
5	Latency	Branch	Latency	1
			Store	1
			Store	
_				128

Flect	erstone ronics	Dot Product Evaluation (	1)
Unifying RISC	C and DSP		_
long int x[10 long long int	00], y[100]; accu;		
accu = 0; for (i = 0; i accu += x[i	. < 100; i++) .] * y[i];		
; L0 = &x			
; L1 = &y			
LDW.P	L0, L4	; $L4 = x[0]$	
LDW.P	L1, L5	; $L5 = y[0]$	
MOVD	G14, 0	; clear accumulator	
MOVI	L6, 99	; loop index, 99 down to 0, sets flags	
loop:			
EMACD	L4, L5	; multiply-accumulate	
LDW.P	L0, L4	; load new x, postincrement address update	
LDW.P	L1, L5	; load new y, postincrement address update	
DBGT	loop	; delayed branch, if N or Z flags are 0	
ADDI	L6, -1	; loop index update	
			129

The resources of the E1-32/E1-16 (ALU, Load/Store Pipeline and DSP Unit) are 90% used.

<b>F</b> lectr	stone onics	one Dot Product Evaluation (2		
Unifying RISC	and DSP			
; L0= &x				
; L1= &y				
LDW.P	L0, L4	; $L4 = x[0]$		
LDW.P	L1, L5	; $L5 = y[0]$		
MOVD	G14, 0	; clear accumulator		
MOVI	L8, 100	; loop index, 100 down to 1		
100p:				
LDW.P	L0, L6	; load new x, postincrement address update		
LDW.P	L1, L7	; load new y, postincrement address update		
ADDI	L8, -2	; loop index update		
EMACD	L4, L5	; multiply-accumulate		
LDW.P	L0, L4	; load new x, postincrement address update		
LDW.P	L1, L5	; load new y, postincrement address update		
DBGT	loop	; delayed branch, if N or Z flags are 0		
EMACD	L6, L7	; multiply-accumulate		

The resources of the E1-32/E1-16 (ALU, Load/Store Pipeline and DSP Unit) are 90% used.