

NM27LV512 524,288-Bit (64k x 8) Low Voltage EPROM

General Description

The NM27LV512 is a high performance Low Voltage Electrical Programmable Read Only Memory. It is manufactured using National's latest 1.2μ CMOS split gate SVG EPROM technology. This technology allows the part to operate at speeds as fast as 200 ns over commercial temperature (0°C to 70°C), and 250 ns over industrial temperatures (-40°C to +85°C).

This Low Voltage and Low Power EPROM is designed with power sensitive handheld and portable battery products in mind. This allows for code storage of firmware for applications like notebook computers, palm top computers, cellular phones, and HDD.

National still maintains its commitment to high quality and reliability with EPI processing on the NM27LV512. Latch-up immunity is guaranteed for stresses up to 200 mA on address and data pins from $-1\mbox{V}$ to \mbox{V}_{CC} + 0.3V. ESD protection is guaranteed to 2000V.


Small outline packages are just as critical to portable applications as Low Voltage and Low Power. National Semiconductor has forseen this need and provides windowed LCC for prototyping and software development, PLCC for production runs, and TSOP for PC board space sensitive users.

The NM27LV512 is one member of National's growing Low Voltage product family.

Features

- 3.0V to 3.6V operation
- 200 ns access time
- Low current operation
 - 15 mA I_{CC} Active Current @ 5 MHz
 - 20 μA I_{CC} Standby Current @ 5 MHz
- Ultra Low Power operation
 - 50 μW Standby Power @ 3.3V50 mW Active Power @ 3.3V
- Surface mount package options
 - 32-pin PLCC
 - 32-pin TSOP
 - 28-pin DIP

Block Diagram



TL/D/11375-1


TRI-STATE® is a registered trademark of National Semiconductor Corporation NSC800™ is a trademark of National Semiconductor Corporation

Connection Diagrams

27C080	27C040	27C020	27C010	27C256	DIP		27C256	27C010	27C020	27C040	27C080
A ₁₉	XX/V _{PP}	XX/V _{PP}	XX/V _{PP}		NM27LV	512		Vcc	Vcc	Vcc	Vcc
A ₁₆	A ₁₆	A ₁₆	A ₁₆			_		XX/PGM	XX/PGM	A ₁₈	A ₁₈
A ₁₅	A ₁₅	A ₁₅	A ₁₅	V _{PP}	— 4s 4 1	28 🗖 V _{CC} —	Vcc	XX	A ₁₇	A ₁₇	A ₁₇
A ₁₂	A ₁₂	A ₁₂	A ₁₂	A ₁₂	— A ₁₂ 二 2	27 🗖 🗛	A ₁₄				
A ₇	A ₇	A ₇	A ₇	A ₇	A ₇ □ 3	26 🗖 A ₁₃	A ₁₃	A ₁₃	A ₁₃	A ₁₃	A ₁₃
A ₆	A ₆	A ₆	A ₆	A ₆	4₀ □ 4	25 🗖 🔩 ——	A ₈				
A ₅	A ₅	A ₅	A ₅	A ₅	A ₅ 🗖 5	24 🗖 🗛 ——	A ₉	Ag	Ag	Ag	A ₉
A ₄	A ₄	A ₄	A ₄	A ₄	— 44 — 6	23 🗖 🗛 , ——	A ₁₁				
A ₃	A ₃	A ₃	A ₃	A ₃	一 43 口 7 ()	22 🗖 DE/V _{PP} —	ŌĒ	ŌĒ	ŌĒ	ŌĒ	OE/ _{VPP}
A ₂	A ₂	A ₂	A ₂	A ₂	— 42 प ∗	21 🗖 🗛	A ₁₀				
A ₁	A ₁	A ₁	A ₁	A ₁	사다 9	20 🗖 ĈĒ/PGM —	CE/PGM	CE	CE	CE/PGM	CE/PGM
A ₀	Ao	Ao	Ao	A ₀	A ₀ 🗖 10	19 🗖 07 ——	07	07	07	07	07
O	00	00	O ₀	00	0₀ □ 11	18 🗖 😋 ——	06	06	06	06	06
O ₁	01	0,	O ₁	01	O₁ □ 12	17 🗖 05	05	05	05	05	05
02	02	02	02	O ₂	0 ₂ 🗖 13	16 🗖 04 ——	04	04	O ₄	04	04
GND	GND	GND	GND	GND	— GND □ 14	15 🗖 03 ——	O ₃				


TL/D/11375-2

Note: Compatible EPROM pin configurations are shown in the blocks adjacent to the NM27LV512 pins



Pin Names A0-A15 Addresses CE Chip Enable OE Output Enable 00-07 Outputs PGM Program XX Don't Care (During Read)

Package Types: NM27LV512
Q = Ceramic DIP Package
V = PLCC Package
T = TSOP Package



Commercial Temperature Range (0°C to +70°C)

Parameter/Order Number	Access Time (ns)
NM27LV512 Q, V, T, 200	200
NM27LV512 Q, V, T, 250	250
NM27LV512 Q, V, T, 300	300

Industrial Temperature Range (-40°C to +85°C)

Parameter/Order Number	Access Time (ns)
NM27LV512 QE, VE, TE 250	250
NM27LV512 QE, VE, TE 300	300

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature -65°C to +150°C

All Input Voltages Except A9 with

Respect to Ground

-0.6V to +7V

V_{PP} and A9 with Respect to Ground -0.7V to +14V V_{CC} Supply Voltage with Respect to Ground

ESD Protection

>2000V

-0.6V to +7V

(MIL Std. 883, Method 3015.2)

All Output Voltages with Respect to Ground

V_{CC} + 1.0V to GND - 0.6V

Operating Range

Range	Temperature	Vcc	Tolerance
Comm'l	0°C to +70°C	3.3V	±0.3V
Industrial	-40°C to +85°C	3.3V	± 0.3V

Read Operation

DC Electrical Characteristics

Symbol	Parameter	Test Conditions	3	Min	Max	Units
V_{IL}	Input Low Level			-0.3	0.8	٧
V _{IH}	Input High Level			2.0	V _{CC} + 0.3	٧
V _{OL1}	Output Low Voltage (TTL)	I _{OL} = 2.0 mA			0.4	٧
V _{OH1}	Output High Voltage (TTL)	I _{OH} = -2.0 mA		2.4		٧
V _{OL2}	Output Low Voltage (CMOS)	I _{OL} = 100 μA			0.2	٧
V _{OH2}	Output High Voltage (CMOS)	I _{OH} = -100 μA		V _{CC} - 0.3		٧
I _{SB1}	V _{CC} Standby Current (CMOS)	$\overline{CE} = V_{CC} \pm 0.3V$			20	μΑ
I _{SB2}	V _{CC} Standby Current (TTL)	CE = V _{IH}			500	μΑ
l _{CC1}	V _{CC} Active Current	CE = OE = V _{IL} f	= 5 MHz		15	mA
I _{CC2}	V _{CC} Active Current CMOS Inputs	CE = GND, f = 5 MHz Inputs = V _{CC} or GND, I/C C, I Temp Ranges) = 0 mA		15	mA
Ірр	V _{PP} Supply Current	$V_{PP} = V_{CC}$			10	μА
V _{PP}	V _{PP} Read Voltage			V _{CC} - 0.7	V _{CC}	٧
1 _{L1}	Input Load Current	V _{IN} = 3.3V or GND		-1	1	μΑ
lo	Output Leakage Current	V _{OUT} = 3.3V or GND		-1	10	μΑ

AC Electrical Characteristics

Symbol	Parameter	200		250		300		Units	
Symbol	raidilletei	Min	Max	Min	Max	Min	Max	Units	
tACC	Address to Output Delay		200		250		300		
tCE	CE to Output Delay		200		250		300	}	
t _{OE}	OE to Output Delay		75		100		120		
t _{DF}	Output Disable to Output Float	0	60	0	60	0	105	ns	
tон	Output Hold from Addresses, CE or OE, Whichever Occurred First	0		0		0			

Capacitance $T_A = +25^{\circ}C$, f = 1 MHz (Note 2)

Symbol	Parameter	Conditions	Тур	Max	Units
C _{IN1}	Input Capacitance except OE/V _{PP}	V _{IN} = 0V	6	12	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	9	12	pF
C _{IN2}	OE/V _{PP} Input Capacitance	V _{IN} = 0V	20	25	рF

Inputs Outputs

AC Test Conditions

Output Load

1 TTL Gate and

Timing Measurement Reference Level (Note 9)


 $\label{eq:closed} \begin{array}{ll} C_L \,=\, 100 \; \text{pF (Note 8)} \\ \\ \text{Times} & \leq 5 \; \text{ns} \end{array}$

0.8V and 2V 0.8V and 2V

Input Rise and Fall Times Input Pulse Levels

0.45V to 2.4V

AC Waveforms (Notes 6, 7)



TL/D/11375-5

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: This parameter is only sampled and is not 100% tested

Note 3: $\overline{\text{OE}}$ may be delayed up to t_{ACC} - t_{OE} after the falling edge of $\overline{\text{CE}}$ without impacting t_{ACC}

Note 4: The $t_{\mbox{\footnotesize{DF}}}$ and $t_{\mbox{\footnotesize{CF}}}$ compare level is determined as follows

High to TRI-STATE, the measured V_{OH1} (DC) - 0.10V,

Low to TRI-STATE, the measured VOL1 (DC) + 0 10V

Note 5: TRI-STATE may be attained using $\overline{\text{OE}}$ or $\overline{\text{CE}}$

Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a 0.1 μF ceramic capacitor be used on every device between V_{CC} and GND.

Note 7: The outputs must be restricted to V_{CC} + 1 0V to avoid latch-up and device damage

Note 8: 1 TTL Gate $I_{OL}=$ 1 6 mA, $I_{OH}=-400~\mu\text{A}$


Ci. 100 pF includes fixture capacitance.

Note 9: inputs and outputs can undershoot to -2 0V for 20 ns Max.

Programming Characteristics (Notes 1 and 2)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
tas	Address Setup Time		1			μs
toes	OE Setup Time		1			μs
t _{DS}	Data Setup Time		1			μs
tvcs	V _{CC} Setup Time		1			μs
t _{AH}	Address Hold Time		0			μs
t _{DH}	Data Hold Time		1			μs
t _{CF}	Chip Enable to Output Float Delay	OE = V _{IL}	0		60	ns
tpW	Program Pulse Width		95	100	105	μs
t _{OEH}	ŌĒ Hold Time		1			μs
t _{DV}	Data Valid from CE	ŌĒ = V _{IL}			250	ns
t _{PRT}	OE Pulse Rise Time during Programming		50			ns
t _{VR}	V _{PP} Recovery Time		1			μs
Ірр	V _{PP} Supply Current during Programming Pulse	CE = V _{IL} OE = V _{PP}			30	mA
Icc	V _{CC} Supply Current				50	mA
TR	Temperature Ambient		20	25	30	ç
Vcc	Power Supply Voltage		6	6.25	6.5	٧
V _{PP}	Programming Supply Voltage		12.5	12.75	13	٧
t _{FR}	Input Rise, Fall Time		5			ns
V _{IL}	Input Low Voltage			0	0.45	٧
V _{IH}	Input High Voltage		2.4	4		٧
t _{IN}	Input Timing Reference Voltage		0.8		2	٧
^t out	Output Timing Reference Voltage		0.8		2	V

Programming Waveforms




TL/D/11375-6

Note 1: National's standard product warranty applies to devices programmed to specifications described herein

Note 2: V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}. The EPROM must not be inserted into or removed from a board with voltage applied to V_{PP} or V_{CC}.

Note 3: The maximum absolute allowable voltage which may be applied to the V_{PP} pin during programming is 14V. Care must be taken when switching the V_{PP} supply to prevent any overshoot from exceeding this 14V maximum specification. At least a 0.1 μF capacitor is required across V_{CC} to GND to suppress spurious voltage transients which may damage the device.

Note 4: Programming and program verify are tested with the fast Program Algorithm at typical power supply voltages and timings



Functional Description

DEVICE OPERATION

The six modes of operation of the EPROM are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are V_{CC} and \overline{OE}/V_{PP} . The \overline{OE}/V_{PP} power supply must be at 12.75V during the three programming modes, and must be at 3.3V in the other three modes. The V_{CC} power supply must be at 6.25V during the three programming modes, and at 3.3V in the other three modes.

Read Mode

The EPROM has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ($\overline{\text{CE}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}/\text{Vpp}$) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from $\overline{\text{CE}}$ to output (t_{CE}). Data is available at the outputs t_{OE} after the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE}}$ has been low and addresses have been stable for at least t_{ACC} – t_{OE} .

Standby Mode

The EPROM has a standby mode which reduces the active power dissipation by over 99%, from 44 mW to 110 μW . The EPROM is placed in the standby mode by applying a CMOS high signal to the $\overline{\text{CE}}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{\text{OE}}$ input.

Output Disable

The EPROM is placed in output disable by applying a TTL high signal to the $\overline{\text{OE}}$ input. When in output disable all circuitry is enabled, except the outputs are in a high impedance state (TRI-STATE).

Output OR-Tying

Because the EPROM is usually used in larger memory arrays, National has provided a 2-line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that \overline{CE} be decoded and used as the primary device selecting function, while \overline{OE}/V_{PP} be made a common connection to all devices in the array and connected to the READ line from the system control bus.

This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device

Programming

CAUTION: Exceeding 14V on pin 22 ($\overline{\text{OE}}/\text{V}_{PP}$) will damage the EPROM.

Initially, and after each erasure, all bits of the EPROM are in the "1's" state. Data is introduced by selectively programming "0's" into the desired bit locations. Although only "0's" will be programmed, both "1's" and "0's" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The EPROM is in the programming mode when the OE/V_{PP} is at 12.75V. It is required that at least a 0.1 μ F capacitor be placed across V_{CC} to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTI

When the address and data are stable, an active low, TTL program pulse is applied to the $\overline{\text{CE}}$ input. A program pulse must be applied at each address location to be programmed.

The EPROM is programmed with the Fast Programming Algorithm shown in *Figure 1*. Each Address is programmed with a series of 100 μs pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will program with a single 100 μs pulse.

The EPROM must not be programmed with a DC signal applied to the $\overline{\text{CE}}$ input.

Programming multiple EPROM in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the parallel EPROM may be connected together when they are programmed with the same data. A low level TTL pulse applied to the $\overline{\text{CE}}$ input programs the paralleled EPROM.

Program Inhibit

Programming multiple EPROMs in parallel with different data is also easily accomplished. Except for \overline{CE} all like inputs (including \overline{OE}/V_{PP}) of the parallel EPROMs may be common. A TTL low level program pulse applied to an EPROM's \overline{CE} input with \overline{OE}/V_{PP} at 12.75V will program that EPROM. A TTL high level \overline{CE} input inhibits the other EPROMs from being programmed.

Functional Description (Continued)

Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify is accomplished with \overline{OE}/V_{PP} and \overline{CE} at V_{IL} . Data should be verified T_{DV} after the falling edge of \overline{OE} .

AFTER PROGRAMMING

Opaque labels should be placed over the EPROM window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.

MANUFACTURER'S IDENTIFICATION CODE

The EPROM has a manufacturer's identification code to aid in programming. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

The Manufacturer's Identification code, shown in Table II, specifically identifies the manufacturer and device type. The code for NM27LV512 is "8F85", where "8F" designates that it is made by National Semiconductor, and "85" designates a 512k part.

The code is accessed by applying 12V ± 0.5 V to address pin A9. Addresses A1–A8, A10–A15, and all control pins are held at V_{IL}. Address pin A0 is held at V_{IL} for the manufacturer's code, and held at V_{IH} for the device code. The code is read on the eight data pins, O₀–O₇. Proper code access is only quaranteed at 25°C ± 5 °C.

ERASURE CHARACTERISTICS

The erasure characteristics of the device are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000Å–4000Å range.

The recommended erasure procedure for the EPROM is exposure to short wave ultraviolet light which has a wavelength of 2537Å. The integrated dose (i.e., UV intensity \times exposure time) for erasure should be minimum of 15W-sec/cm².

The EPROM should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

An erasure system should be calibrated periodically. The distance from lamp to device should be maintained at one inch. The erasure time increase as the square of the distance from the lamp (if distance is doubled the erasure time increases by factor of 4). Lamps lose intensity as they age. When a lamp is changed, the distance has changed, or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, ICC, has three segments that are of interest to the system designer: the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent of the output capacitance loading of the device. The associated V_{CC} transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a 0.1 μ F ceramic capacitor be used on every device between V_{CC} and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a 4.7 µF bulk electrolytic capacitor should be used between V_{CC} and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

Mode Selection

The modes of operation of the NM27LV512 are listed in Table I. A single 3.3V power supply is required in the read mode. All inputs are TTL levels excepts for V_{PP} and A9 for device signature.


TABLE I. Mode Selection


Pins Mode	CE	ŌĒ/V _{PP}	v _{cc}	Outputs
Read	V _{IL}	V _{IL}	3.3V	D _{OUT}
Output Disable	X (Note 1)	V _{IH}	3.3V	High Z
Standby	V _{IH}	Х	3.3V	High Z
Programming	V _{IL}	12.75V	6.25V	D _{IN}
Program Verify	V _{IL}	V _{IL}	6.25V	D _{OUT}
Program Inhibit	V _{IH}	12.75V	6.25V	High Z


Note 1: X can be VIL or VIH

TABLE II. Manufacturer's Identification Code

Pins	A0 (10)	A9 (24)	07 (19)	06 (18)	05 (17)	04 (16)	03 (15)	02 (13)	01 (12)	00 (11)	Hex Data
Manufacturer Code	V _{IL}	12V	1	0	0	0	1	1	1	1	8F
Device Code	V _{IH}	12V	1	0	0	0	0	1	0	1	85







32-Lead Plastic Leaded Chip Carrier (V) Order Number NM27LV512V **NS Package Number VA32A**

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor National semiconductor Corporation 2900 Semiconductor Drive P O Box 58090 Santa Clara, CA 95052-8090 Tel 1(800) 272-9959 TWX (910) 339-9240 National Semiconductor Industriestrasse 10

D-82256 Fürstenfeldbruck Tel (0-81-41) 103-0 Telex 527649 Fey (0.81.41) 10 35.06 Tel (043) 299 2300 Fax (043) 299-2500

National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center Bldg 7F 1-7-1, Nakase, Mihama-Ku Chiba-City Ciba Prefecture 261

National Semiconducto Hong Kong Ltd. 13th Floor, Straight Block Ocean Centre, 5 Canton Rd Tsimshatsui, Kowloon Hong Kong Tel (852) 737 1600 Telev 51292 NSHKI Fax (852) 736-9960

National Semiconductore Do Brazil Lide. Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel (55-11) 212 5066 Telex 391-1131931 NSBR BR

Fax (55-11) 212-1181

1-2

National Semiconductor (Australia) Pty, Ltd. 16 Business Park Dr Australia Tel (3) 558 9999 Fax (3) 558-9998

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications