

μPD27256 32,768 x 8-BIT NMOS UV EPROM

Revision 2

Description

The $\mu PD27256$ is a 262,144-bit electrically programmable read-only memory utilizing NMOS double-polysilicon technology. The device is organized as 32K words by 8 bits and operates from a single $+5V\pm5\%$ power supply. All inputs and outputs are TTL-compatible. The $\mu PD27256$ has single location programming, three-state outputs and is pin-compatible with the 27C256 EPROM. It is available as a 28-pin DIP.


The $\mu PD27256$ is available in a cerdip package with a quartz window as an ultraviolet (UV), erasable EPROM.

Features


- ☐ 32K by 8 organization
- ☐ Ultraviolet erasable and electrically programmable
- ☐ Access time 200ns max
- ☐ Single location programming
- ☐ High-speed programming mode
- ☐ Low power dissipation: 100mA max (active)
 - 25mA max (standby)
- ☐ Input/output TTL-compatible for reading and
- programming
- ☐ Single +5V ±5% power supply
- ☐ Three-state outputs
- ☐ Pin-compatible with µPD27C256 EPROM
- NMOS double-polysilicon technology
- ☐ 28-pin DIP
- ☐ 3 performance ranges:

_		Power Supply		
Device	Access Time	Active	Standby	
μPD27256	250ns	100mA	25mA	
μPD27256-3	300ns	100mA	25mA	

Block Diagram



Pin Configuration



Pin Identification

Pin		
No.	Symbol	Description
1	Vpp	Program Voltage
2-10, 21, 23-27	A ₀ -A ₁₄	Address Inputs
11-13, 15-19	O ₀ -O ₇	Data Outputs
14	GND	Ground
20	ČĒ	Chip Enable
22	₽	Output Enable
28	ν _{cc}	+5V ±5% Power Supply

Mode Selection

Mode Pins	CE (20)	ÖË (22)	V _{PP} (1)	V _{CC} {28}	Outputs (11 –13, 15 –19)
Read	VIL	V _{IL}	V _{CC}	Vcc	O _{OUT}
Standby	V _H	<u>x</u>	Vcc	V _{cc}	High-Z
Program	VIL	V _H	Vpp	Vcc	D _{IN}
Program Verify	VIL	V _K	V _{PP}	Vcc	D _{OUT}
Program Inhibit	V _M	x	Vpp	Vcc	High-Z

Note: X can be either $V_{\rm IL}$ or $V_{\rm IH}$



Absolute Maximum Ratings*

Operating Temperature, Tops	-10°C to +80°C
Storage Temperature, T _{STG}	-65°C to +125°C
Output Voltage, V _{OH}	$-0.6V$ to $V_{CC} + 6.5V$
Input Voltage, V _{IH}	-0.6V to V _{CC} +6.5V
Supply Voltage, V _{CC}	-0.6V to +7V
Supply Voltage, V _{PP}	-0.6V to +22V

*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Capacitance ①

T_ = 25°C; f = 1MHz

			Limits	-		
Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Input Capacitance	C _{IN}		4	8	pF	VIN = OV
Output Capacitance	Cout		8	- 14	pF	V _{OUT} = 0V

DC Characteristics

 $T_A = 0$ °C to +70°C; $V_{CC} = +5V \pm 5$ %; $V_{PP} = V_{CC}$ Read and Standby Modes

Parameter			Limits			
	Symbol	Min	Тур	Max	Unit	Test Conditions
Output High Voltage	V _{OH}	2.4			٧	l _{OH} = -400μA
Output Low Voltage	VaL			0.45	٧	l _{OL} = 2.1mA
Input High Voltage	V _{IH}	2.0		V _{cc} + 1	٧	
Input Low Voltage	V _{IL}	- 0.1		0.6	٧	
Output Leakage Current	Lo			10	μ Α	OE = V _M ; V _{OUT} = 0 to V _{CC}
Input Leakage Current	l _{L1}			10	μΑ	$V_{IN} = 0$ to V_{CC}
V _{CC} Current	Icci	•		25	mA	CE = V _{IH} (standby)
	I _{CC2}			100	mA	CE = V _{IL} (active)
Vee Current	lees			15	mA	$V_{pp} = 5.25V$

T_A = 25°C ± 5°C; V_{CC} = 6V ± 0.25V; V_{PP} = +21V ± 0.5V Program, Program Verify, and Program Inhibit Modes

Parameter			Limits		•	
	Symbol	Min	Typ	Max	Unit	Test Conditions
Input High Voltage	VIH	2.0		V _{cc} + 1	٧	
Input Low Voltage	V _{IL}	- 0.1		0.8	٧	
Input Leakage Current	lu			10	μΑ	$V_{IN} = V_{IL} \text{ or } V_{IH}$
Output High Voltage	V _{OH}	2.4			٧	$V_{OH} = -400\mu$ A
Output Low Voltage	VoL			0.45	٧	I _{OL} = 2.1mA
V _{CC} Current	I _{CC2}			100	mA	
V _{PP} Current	l _{pp2}			30	mA	CE = V _{IL} ; OE = V _{IH}

AC Characteristics

 $T_A = 0^{\circ}C$ to +70°C; $V_{CC} = +5V \pm 5\%$; $V_{PP} = V_{CC}$ Read and Standby Modes

			Lin	nits		_		
Parameter	•	27256		27256-3		_	Test	
	Symbol	Min	Max	Min	Max	Unit	Conditions ①	
Address to Output Delay	IACC		250		300	ns	<u>ce</u> = <u>oe</u> = A ^{sr}	
CE to Output Delay	t _{CE}		250		300	ne	CE = VIL	
Output Enable to Output Delay	t _{OE}		100		120	ns	CE = VIL	
Output Enable High to Output Float	t _{DF}	0	85		105	ns	CE = V _{IL}	
Address to Output Hold	t _{OH}	0		0		ns	CE = AIT	

Notes: ① Output load: see Figure 1.

Input rise and fall times: 20ns. Input pulse levels: 0.45V to 2.4V.

Input and output timing measurement reference levels: 0.8V and 2.0V.


 $T_A = 25^{\circ}C \pm 5^{\circ}C; V_{CC} = +6V \pm 0.25V; V_{PP} = 21V \pm 0.5V$ Program, Program Verify, and Program Inhibit Modes ① ②

	Limits					
Parameter	Symbol	Miń	Typ	Max	Unit	Test Conditions
Address Set-up Time	tas	2			μ\$	
Data Set-up Time	tos	2			μ\$	
Data Hold Time	t _{DH}	2			μ \$	
Address Hold Time	t _{AM}	2			μ\$	input pulse levels
Chip Enable to Output Float Delay	t _{DF}			130	ns	= 0.45V to 2.4V Input and output timing reference levels = 0.8V and
V _{CC} = Set-up Time	t _{vs}	2			μ\$	
Program Pulse Width	tpw	0.95	1	1.05	. ma	2.0V
CE Set-up Time	tces	2			μ8	input rise and fall
OE Set-up Time	toes	2			μ8	times = 20ns
OE Hold Time 3	t _{OEH}	2			μ\$,
OE Recovery Time 3	t _{OR}	2			μ\$	
CE to Output Valid 3	tov			1	μ8	

Notes: ① V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals.

These parameters are sampled periodically.

Figure 1. Loading Conditions Test Circuit





Programming Operation

High Speed Programming Mode

Begin programming by erasing all data; this places all bits in the high level (1) state. Enter data by programming a low level (0) TTL signal into the chosen bit location.

Address the first location and apply valid data at the 8 output pins. Raise V_{CC} to +6 V $\pm .25$ V; then raise V_{PP} to +21 V $\pm .5$ V. Apply a 1 ms ($\pm 5\%$) program pulse to \overline{CE} as shown in the programming mode timing waveform. The bit is verified and the program/no-program decision is made. If the bit is not programmed, apply another 1 ms pulse to \overline{CE} up to a maximum of 20 times. If the bit is programmed within 20 tries, apply an additional overprogram pulse of (1 x number of tries) ms and input the next address. If the bit is not programmed in 20 tries, reject the device as a program failure.

After all bits are programmed, lower both V_{CC} and V_{PP} to +5~V $\pm5\%$ and verify all data again.

Programming Inhibit Mode

Use the programing inhibit mode to program multiple μ PD27256s connected in parallel. All like inputs (except \overline{CE} , but including \overline{OE}) may be common. Program individual devices by applying a low level (0) TTL pulse to the \overline{CE} input of the μ PD27256 to be programmed. Applying a high level (1) to the \overline{CE} input of the other devices prevents them from being programmed.

Program Verify Mode

Perform verification on the programmed data to determine that the data was correctly programmed. The program verification can be performed with the \overline{CE} and \overline{OE} at low levels (0).

Erasure

Erase data on the μ PD27256 by exposing it to light with a wavelength shorter than 400 nm. Exposure to direct sunlight or fluorescent light could also erase the data. Consequently, mask the window to prevent unintentional erasure by ultraviolet rays.

Data is typically erased by 254 nm ultraviolet rays. A lighting level of 15 W-sec/cm² (min) is required to completely erase written data (ultraviolet ray intensity x exposure time.)

An ultraviolet lamp rated at 12,000 μ W/cm² takes approximately 15 to 20 minutes to complete erasure. Place the μ PD27256 within 2.5 cm of the lamp tubes. Remove any filter on the lamp.

Timing Waveforms

