


**SMJ27C040**  
**524288 BY 8-BIT UV ERASABLE**  
**PROGRAMMABLE READ-ONLY MEMORY**  
 SGM5046B – NOVEMBER 1992 – REVISED SEPTEMBER 1997

- Organization . . . 524288 by 8 Bits
- Single 5-V Power Supply
- Industry Standard 32-Pin Dual-In-line Package
- All Inputs/Outputs Fully TTL Compatible
- Static Operation (No Clocks, No Refresh)
- Max Access/Min Cycle Time
  - $V_{CC} \pm 10\%$
  - '27C040-10      100 ns
  - '27C040-12      120 ns
  - '27C040-15      150 ns
- 8-Bit Output For Use in Microprocessor-Based Systems
- Power-Saving CMOS Technology
- 3-State Output Buffers
- 400-mV DC Assured Noise Immunity With Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Pins
- No Pullup Resistors Required
- Low Power Dissipation ( $V_{CC} = 5.5\text{ V}$ )
  - Active . . . 385 mW Worst Case
  - Standby . . . 0.55 mW Worst Case (CMOS-Input Levels)
- Military Operating Temperature Range
  - 55°C to 125°C



| PIN NOMENCLATURE |                              |
|------------------|------------------------------|
| A0–A18           | Address Inputs               |
| DQ0–DQ7          | Inputs (programming)/Outputs |
| $\bar{E}$        | Chip Enable                  |
| $\bar{G}$        | Output Enable                |
| GND              | Ground                       |
| $V_{CC}$         | 5-V Supply                   |
| $V_{pp}$         | 13-V Power Supply †          |

† Only in program mode

**description**

The SMJ27C040 is a set of 4194304-bit, ultraviolet-light erasable, electrically programmable read-only memories (EPROMs).

These devices are fabricated using CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 54 TTL circuits. Each output can drive one Series 54. TTL circuit without external resistors. The data outputs are 3-state for connecting multiple devices to a common bus.

The SMJ27C040 is offered in a 32-pin 600-mil dual-in-line ceramic package (J suffix) rated for operation from – 55°C to 125°C.

Since this EPROM operates from a single 5-V supply (in the read mode), it is ideal for use in microprocessor-based systems. One other (13-V) supply is needed for programming. All programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used.


PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



**SMJ27C040**  
**524288 BY 8-BIT UV ERASABLE**  
**PROGRAMMABLE READ-ONLY MEMORY**

SGMS9046B - NOVEMBER 1992 - REVISED SEPTEMBER 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
 Pin numbers shown are for the J package.

**operation**

The seven modes of operation are listed in Table 1. The read mode requires a single 5-V supply. All inputs are TTL level except for  $V_{PP}$  during programming (13 V), and  $V_H$  (12 V)§ on A9 for signature mode.

**Table 1. Operation Modes**

|                 | FUNCTION  |           |          |          |                   |          |                |
|-----------------|-----------|-----------|----------|----------|-------------------|----------|----------------|
|                 | $\bar{E}$ | $\bar{G}$ | $V_{PP}$ | $V_{CC}$ | A9                | A0       | DQ0-DQ7        |
| Read            | $V_{IL}$  | $V_{IL}$  | $V_{CC}$ | $V_{CC}$ | X                 | X        | Data Out       |
| Output Disable  | $V_{IL}$  | $V_{IH}$  | $V_{CC}$ | $V_{CC}$ | X                 | X        | Hi-Z           |
| Standby         | $V_{IH}$  | X         | $V_{CC}$ | $V_{CC}$ | X                 | X        | Hi-Z           |
| Programming     | $V_{IL}$  | $V_{IH}$  | $V_{PP}$ | $V_{CC}$ | X                 | X        | Data In        |
| Program Inhibit | $V_{IH}$  | $V_{IH}$  | $V_{PP}$ | $V_{CC}$ | X                 | X        | Hi-Z           |
| Verify          | $V_{IH}$  | $V_{IL}$  | $V_{PP}$ | $V_{CC}$ | X                 | X        | Data Out       |
| Signature Mode  | $V_{IL}$  | $V_{IL}$  | $V_{CC}$ | $V_{CC}$ | $V_{IH}^\ddagger$ | $V_{IL}$ | MFG Code 97    |
|                 |           |           |          |          |                   | $V_{IH}$ | Device Code 50 |

‡ X can be  $V_{IL}$  or  $V_{IH}$ .

§  $V_H = 12 V \pm 0.5 V$



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

#### read/output disable

When the outputs of two or more SMJ27C040s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from competing outputs of the other devices. To read the output of a single device, a low level signal is applied to the  $\bar{E}$  and  $\bar{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high level signal to one of these pins. Output data is accessed at pins Q0–Q7.

#### latchup immunity

Latchup immunity on the SMJ27C040 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the EPROM is interfaced to industry standard TTL or MOS logic devices. The input/output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001, "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family", available through TI Sales Offices.

#### power down

Active  $I_{CC}$  supply current can be reduced from 70 mA to 1 mA for a high TTL input on  $\bar{E}$  and to 100  $\mu$ A for a high CMOS input on  $\bar{E}$ . In this mode all outputs are in the high-impedance state.

#### erasure

Before programming, the SMJ27C040 EPROM is erased by exposing the chip through the transparent lid to a high intensity ultraviolet-light (wavelength 2537 Å). The recommended minimum exposure dose (UV intensity  $\times$  exposure time) is 15-W-s/cm<sup>2</sup>. A typical 12-mW/cm<sup>2</sup>, filterless UV lamp erases the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the SMJ27C040, the window should be covered with an opaque label. After erasure (all bits in logic high state), logic lows are programmed into the desired locations. A programmed low can be erased only by ultraviolet light.

#### SNAP! Pulse programming

The SMJ27C040 and TMS27PC040 are programmed by using the SNAP! Pulse programming algorithm. The programming sequence is shown in the SNAP! Pulse programming flow chart (Figure 1).

The initial setup is  $V_{PP} = 13$  V,  $V_{CC} = 6.5$  V,  $\bar{E} = V_{IH}$ , and  $\bar{G} = V_{IH}$ . Once the initial location is selected, the data is presented in parallel (eight bits) on pins DQ1 through DQ8. Once addresses and data are stable, the programming mode is achieved when  $\bar{E}$  is pulsed low ( $V_{IL}$ ) with a pulse duration of  $t_{w(PGM)}$ . Every location is programmed only once before going to interactive mode.

In the interactive mode, the word is verified at  $V_{PP} = 13$  V,  $V_{CC} = 6.5$  V,  $\bar{E} = V_{IH}$ , and  $\bar{G} = V_{IL}$ . If the correct data is not read, the programming is performed by pulling  $\bar{G}$  high, then  $\bar{E}$  low with a pulse duration of  $t_{w(PGM)}$ . This sequence of verification and programming is performed up to a maximum of 10 times. When the device is fully programmed, all bytes are verified with  $V_{CC} = V_{PP} = 5$  V  $\pm$  10%.

#### program inhibit

Programming can be inhibited by maintaining high level inputs on the  $\bar{E}$  and  $\bar{G}$  pins.

**SMJ27C040**  
**524288 BY 8-BIT UV ERASABLE**  
**PROGRAMMABLE READ-ONLY MEMORY**

SGMS048B - NOVEMBER 1982 - REVISED SEPTEMBER 1987

**program verify**

Programmed bits can be verified with  $V_{PP} = 13\text{ V}$  when  $\bar{G} = V_{IL}$ , and  $\bar{E} = V_{IH}$ .

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 26) is forced to 12 V. Two identifier bytes are accessed by toggling A0. All other addresses must be held low. The signature code for the SMJ27C040 is 9750. A0 low selects the manufacturer's code 97 (Hex), and A0 high selects the device code 50 (Hex), as shown in Table 2.

**Table 2. Signature Modes**

| IDENTIFIER†       | PINS     |     |     |     |     |     |     |     |     |     |
|-------------------|----------|-----|-----|-----|-----|-----|-----|-----|-----|-----|
|                   | A0       | DQ7 | DQ6 | DQ5 | DQ4 | DQ3 | DQ2 | DQ1 | DQ0 | HEX |
| MANUFACTURER CODE | $V_{IL}$ | 1   | 0   | 0   | 1   | 0   | 1   | 1   | 1   | 97  |
| DEVICE CODE       | $V_{IH}$ | 0   | 1   | 0   | 1   | 0   | 0   | 0   | 0   | 50  |

†  $\bar{E} = \bar{G} = V_{IL}$ , A1-A8 =  $V_{IL}$ , A9 =  $V_{IH}$ , A10-A18 =  $V_{IL}$ ,  $V_{PP} = V_{CC}$ .






Figure 1. SNAP! Pulse Programming Flow Chart



**SMJ27C040**  
**524288 BY 8-BIT UV ERASABLE**  
**PROGRAMMABLE READ-ONLY MEMORY**  
 SGMS048B - NOVEMBER 1992 - REVISED SEPTEMBER 1997

capacitance over recommended ranges of supply voltage and operating free-air temperature,  $f = 1 \text{ MHz}$  ( $V_{CC} = V_{pp} = 5 \text{ V} \pm 0.5 \text{ V}$ )<sup>†</sup>

| PARAMETER |                    | TEST CONDITIONS     | MIN | TYP <sup>‡</sup> | MAX | UNIT |
|-----------|--------------------|---------------------|-----|------------------|-----|------|
| $C_i$     | Input capacitance  | $V_I = 0 \text{ V}$ |     | 4                | 8   | pF   |
| $C_o$     | Output capacitance | $V_O = 0 \text{ V}$ |     | 8                | 12  | pF   |

<sup>†</sup> Capacitance is sampled only at initial design and after any major change.

<sup>‡</sup> All typical values are at  $T_A = 25^\circ\text{C}$  and nominal voltages.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Notes 7 and 8)

| PARAMETER   | TEST CONDITIONS<br>(SEE NOTE 6 AND 7)  | '27C040-10 |     | '27C040-12 |     | '27C040-15 |     | UNIT |
|-------------|--|------------|-----|------------|-----|------------|-----|------|
|             |  | MIN        | MAX | MIN        | MAX | MIN        | MAX |      |
| $t_{a(A)}$  | Access time from address   | 100        |     | 120        |     | 150        |     | ns   |
| $t_{a(E)}$  | Access time from chip enable   | 100        |     | 120        |     | 150        |     | ns   |
| $t_{en(G)}$ | Output enable time from $\bar{G}$  | 50         |     | 50         |     | 50         |     | ns   |
| $t_{dis}$   | Output disable time from $\bar{G}$ or $\bar{E}$ , whichever occurs first (see Note 8)                          | 0          | 50  | 0          | 50  | 0          | 50  | ns   |
| $t_{v(A)}$  | Output data valid time after change of address, $\bar{E}$ , or $\bar{G}$ , whichever occurs first (see Note 8) | 0          |     | 0          |     | 0          |     | ns   |

NOTES: 6. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (Figure 2)

7. Common test conditions apply for  $t_{dis}$  except during programming.

8. Value calculated from 0.5-V delta to measured output level. This parameter is only sampled and not 100% tested.


switching characteristics for programming:  $V_{CC} = 6.5 \text{ V}$  and  $V_{pp} = 13 \text{ V}$  (SNAP! Pulse),  $T_A = 25^\circ\text{C}$

| PARAMETER    |                                    | MIN | MAX | UNIT |
|--------------|------------------------------------|-----|-----|------|
| $t_{dis(G)}$ | Output disable time from $\bar{G}$ | 0   | 100 | ns   |
| $t_{en(G)}$  | Output enable time from $\bar{G}$  |     | 150 | ns   |


timing requirements for programming

|                   |                         | MIN                               | TYP | MAX | UNIT          |               |               |
|-------------------|-------------------------|-----------------------------------|-----|-----|---------------|---------------|---------------|
| $t_{h(A)}$        | Hold time, address      | 0                                 |     |     | $\mu\text{s}$ |               |               |
| $t_{h(D)}$        | Hold time, data         | 2                                 |     |     | $\mu\text{s}$ |               |               |
| $t_w(\text{PGM})$ | Pulse duration, program | SNAP! Pulse programming algorithm |     | 95  | 100           | 105           | $\mu\text{s}$ |
| $t_{su(A)}$       | Setup time, address     |                                   |     | 2   |               | $\mu\text{s}$ |               |
| $t_{su(E)}$       | Setup time, $\bar{E}$   |                                   |     | 2   |               | $\mu\text{s}$ |               |
| $t_{su(G)}$       | Setup time, $\bar{G}$   |                                   |     | 2   |               | $\mu\text{s}$ |               |
| $t_{su(D)}$       | Setup time, data        |                                   |     | 2   |               | $\mu\text{s}$ |               |
| $t_{su(VPP)}$     | Setup time, $V_{pp}$    |                                   |     | 2   |               | $\mu\text{s}$ |               |
| $t_{su(VCC)}$     | Setup time, $V_{CC}$    |                                   |     | 2   |               | $\mu\text{s}$ |               |


**PARAMETER MEASUREMENT INFORMATION**



NOTE A:  $C_L$  includes probe and fixture capacitance.




**Figure 2. Output Load Circuit and Input/Output Wave Forms**



**Figure 3. Read-Cycle Timing**



**PARAMETER MEASUREMENT INFORMATION**



† 13-V  $V_{pp}$  and 6.5-V  $V_{CC}$  for SNAP! Pulse programming.

**Figure 4. Program-Cycle Timing (SNAP! Pulse Programming)**