# 32,768 x 8 CMOS EPROM

## **FEATURES**

- · Read access time: 90 ns
- JEDEC-approved pinout
- · High-speed write programming
  - Typically less than four seconds
- ±10% power supply tolerance
- Both CMOS and TTL compatible input and output
- · Two line control functions
- Industrial and commercial temperature ranges available

## DESCRIPTION


The ISSI IS27C256 is a 256 K-bit (32K-word by 8-bit) Ultraviolet Erasable CMOS Programmable Read-Only Memory. It requires only a single 5V power supply in normal read mode operation. Any byte can be accessed in less than 90 ns. The IS27C256 offers separate Output Enable  $(\overline{OE})$  and Chip Enable  $(\overline{CE})$  controls, thus eliminating bus contention in a multiple bus microprocessor system.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random.

The IS27C256 uses *ISSI*'s write programming algorithm. Programming time is typically only 100 µs per byte.

This product is available in ceramic windowed DIP as well as One-Time Programmble (OTP) PDIP and PLCC packages over commercial and industrial temperature ranges.


# **FUNCTIONAL BLOCK DIAGRAM**




ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 1995, Integrated Silicon Solution, Inc.

1

# PIN CONFIGURATIONS 28-Pin DIP



## 32-Pin PLCC



# PIN DESCRIPTIONS

A0-A14 Address Inputs			
CE (E)	Chip Enable Input		
DQ0-DQ7	Data Inputs/Outputs		
ŌĒ (G)	Output Enable Input		
Vcc	Power Supply Voltage		
VPP	Program Supply Voltage		
GND Ground			
NC	No Internal Connection		

## **FUNCTIONAL DESCRIPTION**

# Erasing the IS27C256

In order to clear all locations of their programmed contents, it is necessary to expose the IS27C256 to an ultraviolet light source. A dosage of 15W sec/cm² is required to completely erase the IS27C256. This dosage can be obtained by exposure to an ultraviolet lamp-wavelength of 2537 Angstroms (Å)—with intensity of 12,000  $\mu W/cm^2$  for 15 to 20 minutes. The IS27C256 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the fS27C256, and similar devices, will erase with light sources having wavelengths shorter than 4000Å. The exposure to fluorescent light and sunlight will eventually erase the IS27C256 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

## Programming the IS27C256

Upon delivery, or after each erasure, the IS27C256 has 262,144 bits in the "ONE", or HIGH state. "ZEROs" are loaded into the IS27C256 through the procedure of programming.

The programming mode is entered when 12.75  $\pm$  0.25V is applied to the VPP pin, Vcc = 6.25V,  $\overline{CE}$  is at VIL, and  $\overline{OE}$  is at VIH. For programming, the data to be programmed is applied eight bits in parallel to the data output pins.

The write programming algorithm reduces programming time by using 100 µs programming pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the EPROM.

\_\_\_\_\_

The write programming algorithm programs and verifies at Vcc = 6.25V and VPP = 12.75V. After the final address is completed, all byte are compared to the original data with Vcc = 5.25V.

## **Program Inhibit**

Programming of multiple IS27C256s in parallel with different data is also easily accomplished. Except for  $\overline{CE}$ , all like inputs of the parallel IS27C256 may be common. A TTL low-level program pulse applied to an IS27C256  $\overline{CE}$  input with VPP = 12.75  $\pm$  0.25V, will program the IS27C256. A high-level  $\overline{CE}$  input inhibits the other IS27C256 from being programmed.

## **Program Verify**

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with  $\overline{\text{CE}}$  at V<sub>IH</sub>,  $\overline{\text{OE}}$  at V<sub>IL</sub> with V<sub>PP</sub> = 12.75V  $\pm$  0.25V.

### **Auto Select Mode**

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C  $\pm$ 5°C ambient temperature range that is required when programming the IS27C256.

To activate this mode, the programming equipment must force 12.0±0.5V on address line A9 of the IS27C256. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during auto select mode.

Byte 0 (A0 =  $V_{IL}$ ) represents the manufacturer code, and byte 1 (A0 =  $V_{IH}$ ), the device identifier code. For the IS27C256, these two identifier bytes are given in the Mode Select table. All identifiers manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

#### **Read Mode**

The IS27C256 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from CE to output (tce). Output Enable (OE) is the output control and should be used to get data to the output pins, independent of device selection. Data is available at the outputs toe after the falling edge of OE assuming that CE has been LOW and addresses have been stable for at least tacc – toe.

## Standby Mode

The IS27C256 has a standby mode which reduces the maximum Vcc active current. It is placed in standby mode when  $\overline{\text{CE}}$  is at Viii. The amount of current drawn in standby mode depends on the frequency and the number of address pins switching. The IS27C256 is specified with 50% of the address lines toggling at 5 MHz. A reduction of the frequency or quantity of address lines toggling will significantly reduce the actual standby current.

## **Output OR-Tieing**

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- Assurance that output bus contention will not occur.

It is recommended that  $\overline{CE}$  be decoded and used as the primary device-selecting function, while  $\overline{OE}$  be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

## **System Applications**

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device at a minimum, a  $0.1\,\mu\text{F}$  ceramic capacitor (high-frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7  $\mu\text{F}$  bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.


## TRUTH TABLE(1,2)

Mode		CE	δĒ	VPP	A0	A9	Outputs
Read		VIL	VIL	Vcc	х	X	Dout
Output Disable	•	VIL	Vıн	Vcc	X	Х	Hi-Z
Standby		Viri	Х	Vcc	Х	Х	. Hi-Z
Program		VIL	Vін	VPP	X	X	Din
Program Verify	,	Vін	VIL	VPP	X	X	Dout
Program Inhibit		Vıн	Vін	VPP	. X	X	Hi-Z
Auto Select(3,5)	Manufacturer Code	VIL	VIL	Vcc	VIL	Vн	D5H
	Device Code	VIL	VIL	Vcc	ViH	Vн	10H

#### Notes:

- 1.  $V_H = 12.0V \pm 0.5V$ .
- 2. X = Either ViH or ViL.
- 3. A1-A8 = A10-A14 = VIL.
- 4. See DC Programming Characteristics for VPP voltage during programming.
- 5. The IS27C256 can use the same write program as other IS27C256 or IS27256 devices.

# LOGIC SYMBOL



## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	- · · · · · · · · · · · · · · · · · · ·	
	All pins except A9 and VPP	-0.6 to Vcc + 0.5(2)	V
	VPP	Vcc - 0.3 to 13.5(2,3)	V
	A9	-0.6 to 13.5(2.3)	V
	Vcc	-0.6 to 7.0 <sup>(2)</sup>	V
TA	Ambient Temperature with Power Applied	-65 to +125	°C
Тѕтс	Storage Temperature (OTP)	-65 to +125	°C
Тѕтс	Storage Temperature (All others)	-65 to +150	°C

#### Notes

- Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a
  stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
  sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
  reliability.
- 2. Minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods less than 10 ns. Maximum DC voltage on output pins is Vcc + 0.5V which may overshoot to Vcc + 2.0V for periods less than 10 ns.
- 3. Maximum DC voltage on A9 or VPP may overshoot to +13.5V for periods less than 10 ns.

## **OPERATING RANGE**

Range	Ambient Temperature	Vcc
Commercial	0°C to +70°C	5V ± 10%
Industrial(1)	-40°C to +85°C	5V ± 10%

#### Note:

 Operating ranges define those limits between which the functionally of the device is guaranteed.

# DC ELECTRICAL CHARACTERISTICS(1,2,3) (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min., Iон = −400 µA	2.4	<del></del>	V
Vol	Output LOW Voltage	Vcc = Min., IoL = 2.1 mA		0.45	٧
ViH	Input HIGH Voltage(4)		2.0	Vcc + 0.5	٧
VIL	Input LOW Voltage(4)		-0.3	0.8	٧
lu	Input Load Current	Vin = 0V to +Vcc	_	5.0	μΑ
lto	Output Leakage Current	Vout = 0V to +Vcc		10	μА

#### Notes:

- Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP. Never try to force VPP LOW to 1V below Vcc. Manufacturer suggests to tie VPP and Vcc together during the READ operation.
- 2. Caution: the IS27C256 must not be removed from (or inserted into) a socket when Vcc or VPP is applied.
- 3. Minimum DC input voltage is -0.5V. During transitions, the inputs may undershoot to -2.0V for periods less than 10 ns. Maximum DC voltage on output pins is Vcc + 0.5V which may overshoot to Vcc + 2.0V for periods less than 10 ns.
- 4. Tested under static DC conditions.

# POWER SUPPLY CHARACTERISTICS(1,2,5) (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lcc1	Vcc Operating Supply Current <sup>(3)</sup>	Vcc = Max., $\overline{CE}$ = V <sub>IL</sub> Commercial lout = 0 mA, f = 5 MHz Industrial (Open outputs)		30 30	mA
lpp1	VPP Current During Read <sup>(4)</sup>	Vcc = Max., $\overrightarrow{CE} = \overrightarrow{OE} = V_{IL}$ Vpp = Vcc		100	μ <b>A</b>
Iccq0	Vcc CMOS Standby Quiescent Current	CE ≥ Vcc − 0.3V All pins ≥ Vcc − 0.3V or ≤ 0.3V (All inputs fixed, no switching)	<del></del>	100	μA
Iccse0	Vcc CMOS Standby Current	$\overline{\text{CE}} \ge \text{Vcc} - 0.3\text{V}$ All pins $\ge \text{Vcc} - 0.3\text{V}$ or $\le 0.3\text{V}$ toggling $f \le 5 \text{ MHz}$		1	mA
IccsB1	Vcc TTL Standby Current	CE ≥ Vін All pins = Vін or Vі∟ (TTL Level) toggling f ≤ 5 MHz		2	mA

#### Notes:

- Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP. Never try to force VPP LOW to 1V below Vcc. Manufacturer suggests to tie VPP and Vcc together during the READ operation.
- 2. Caution: the IS27C256 must not be removed from (or inserted into) a socket when Vcc or Vpp is applied.
- 3. Icc1 is tested with  $\overline{OE} = V_{IH}$  to simulate open outputs.
- 4. Maximum active power usage is the sum of lcc and lpp.
- Minimum DC input voltage is -0.5V. During transitions, the inputs may undershoot to -2.0V for periods less than 10 ns.
   Maximum DC voltage on output pins is Vcc + 0.5V which may overshoot to Vcc + 2.0V for periods less than 10 ns.

f




# CAPACITANCE(1,2,3)

			<u>a</u>	(P	PL	CC	
Symbol	Parameter	Conditions	Тур.	Max.	Тур.	Max.	Unit
Cin	Input Capacitance	Vin = 0V	6	12	6	- 10	рF
Соит	Output Capacitance	Vout = 0V	8	12	6	10	pF


#### Notes:

- 1. Typical values are for nominal supply voltage.
- 2. This parameter is only sampled, but not 100% tested.
- 3. Test conditions: TA = 25°C, f = 1 MHz.

# **SWITCHING TEST CIRCUIT**



## SWITCHING TEST WAVEFORM



## Notes:

AC Testing:

- 1. Inputs are driven at 2.4V for a logic "1" and 0.45V for a logic "0".
- 2. Input pulse rise and fall times are < 20 ns.

# **SWITCHING CHARACTERISTICS**(1,2,3,4) (Over Operating Range)

JEDEC	Std.			-	90		12		15	
Symbol	Symbol	Parameter	<b>Test Conditions</b>	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tavqa	tacc	Address to Output Delay	CE = OE = VIL CL = CL1		90		120	-	150	ns
telav	tce	Chip Enable to Output Delay	OE = VIL CL = CL1	-	90	_	120	-	150	ns
tglav	toe	Output Enable to Output Delay	CE = VIL CL = CL1	_	45		50		65	ns
teнoz, tgнaz	toF <sup>(2)</sup>	Chip Enable HIGH or Output Enable HIGH, whichever comes first, to Output Float	CL = CL2	0	30	. 0	35	0	35	ns
tavox	toн	Output Hold from Address, CE or OE whichever occured first		0		0	_	0	_	ns

## Notes:


- 1. Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.
- 2. This parameter is only sampled, not 100% tested.
- 3. Caution: The IS27C256 must not be removed from (or inserted into) a socket or board when VPP or Vcc applied.
- 4. Output Load: 1 TTL gate and CL =100 pF.

Input Rise and Fall times: 20 ns.

Input Pulse Levels: 0.45V to 2.4V.

Timing Measurement Reference Level: 0.8V to 2V for inputs and outputs.

# **SWITCHING WAVEFORMS**



## Notes:

- 1. OE may be delayed up to tacc toe after the falling edge of CE without impact on tacc.

  2. toe is specified from OE or CE, whichever occurs first.

# DC PROGRAMMING CHARACTERISTICS<sup>(1,2,3,4)</sup> (TA = $\pm 25^{\circ}$ C $\pm 5^{\circ}$ C)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
<b>V</b> он	Output HIGH Voltage During Verify	Іон = −400 μА	2.4	_	٧
<b>V</b> OL	Output LOW Voltage During Verify	loL = 2.1 mA	<u></u> 1	0.45	٧
ViH	Input HIGH Voltage		2.0	Vcc + 0.5	٧
ViL	Input LOW Voltage (All Inputs)		-0.3	0.8	٧
Vн	A9 Auto Select Voltage		11.5	12.5	٧
lu	Input Current (All Inputs)	VIN = VIL or VIH		10.0	μΑ
Icc	Vcc Supply Current (Program & Verify)			50	mA
lpp	VPP Supply Current	CE = VIL, OE = VIH		30	mA
Vcc	Supply Voltage		6.0	6.5	٧
VPP	Programming Voltage		12.5	13.0	٧




# SWITCH PROGRAMMING CHARACTERISTICS(1,2,3,4) (TA = +25°C $\pm$ 5°C)

JEDEC Symbol	Std. Symbol	Parameter	Min.	Max.	Unit
tavel	tas	Address Setup Time	2	_	μs
tengl.	tон	OE Hold Time	2		μs
tover	tos	Data Setup Time	2		μs
tghax	<b>t</b> AH	Address Hold Time	,0		μs
<b>t</b> EHDX	tон	Data Hold Time	2	_	μs
<b>t</b> EHQZ	tor	OE to Output Float Delay	0	130	ns
tves	tvps	VPP Setup Time	2		μѕ
telen1	tpw	CE Program Pulse Width	95	105	μs
tvcs	tvcs	Vcc Setup Time	2	_	μs
tGLEL	toes	OE Setup Time	2	_	μs
telav	toe	Data Valid from OE		150	ns

## Notes:

- 1. Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.
- 2. VPP must be ≥ Vcc during the entire programming and verifying procedure.
- 3. When programming IS27C256, a 0.1 μF capacitor is required across VPP and ground to suppress spurious voltage transients which may damage the device.
- 4. Programming characteristics are sampled but not 100% tested at worst-case conditions.


# PROGRAMMING ALGORITHM WAVEFORM(1,2)



#### Notes:

- 1. The timing reference level is 1.5V for inputs and outputs.
- 2. toe and topp are characteristics of the device but must be accommodated by the programmer.

# PROGRAMMING FLOW CHART



# ORDERING INFORMATION

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part Number	Package		
90	IS27C256-90W	600-mil Plastic DIP		
90	IS27C256-90PL	PLCC - Plastic Leaded Chip Carrier		
90	IS27C256-90CW	600-mil Ceramic DIP with window		
120	IS27C256-12W	600-mil Plastic DIP		
120	IS27C256-12PL	PLCC - Plastic Leaded Chip Carrier		
120	IS27C256-12CW	600-mil Ceramic DIP with window		
150	IS27C256-15W	600-mil Plastic DIP		
150 IS27C256-15PL PLC		PLCC - Plastic Leaded Chip Carrier		
150	IS27C256-15CW	600-mil Ceramic DIP with window		

# ORDERING INFORMATION

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part Number	Package
90	IS27C256-90WI	600-mil Plastic DIP
90	IS27C256-90PLI	PLCC - Plastic Leaded Chip Carrier
90	IS27C256-90CWI	600-mil Ceramic DIP with window
120	IS27C256-12WI	600-mil Plastic DIP
120	IS27C256-12PLI	PLCC - Plastic Leaded Chip Carrier
120	IS27C256-12CWI	600-mil Ceramic DIP with window
150	IS27C256-15WI	600-mil Plastic DIP
150 IS27C256-15PLI PLCC Plastic Leaded Ch		PLCC - Plastic Leaded Chip Carrier
150	IS27C256-15CWI	600-mil Ceramic DIP with window