




### Description

The GM76C28<sub>10/12</sub> is a 2,048 words × 8 bits asynchronous, static, random access memory on a monolithic CMOS chip. Its very low standby power requirement makes it ideal for applications requiring non-volatile storage with back-up batteries. The asynchronous and static nature of the memory requires no external clock or refreshing circuit. Both the input and output ports are TTL compatible and the 3-state output allows easy expansion of memory capacity.


### Features

- Access time ..... GM76C28-10 100ns (Max)  
GM76C28-12 120ns (Max)
- Low supply current ..... standby : 1μA (Typ)  
operation : GM76C28-10 30mA (Typ)  
GM76C28-12 25mA (Typ)
- Complete static operation
- Single power supply ..... 5V ±10%
- TTL compatible inputs and outputs
- 3-state output with wired-OR capability
- Non-volatile storage with back-up batteries

### Schematic Diagram



### Pin Configuration



A0 to A10	Address Input
R/W	Read/Write
OE	Output Enable
CS	Chip Select
I/O1 to 8	Data Input/Output
VDD	Power Supply (+5V)
VSS	Power Supply (OV)

HEAD OFFICE  
#20, YOIDO-DONG, YEONG DEUNG PO-GU, SEOUL, KOREA 150  
YOIDO P.O. BOX 335 SEOUL KOREA  
TEL. INTERNATIONAL 787-3811~3819  
DOMESTIC 787-3801~3807, INFORMATION 787-3114  
TLX: GS-RADIO K23751 SEOUL  
FAX: 787-3400

SUNNYVALE  
#1130 EAST ARQUES AVENUE SUNNYVALE, CA94086  
TEL: (408) 737-8575  
TLX: 176835 LKYGS SUVL  
FAX: (408) 737-0186

**Absolute Maximum Ratings**

Parameter	Symbol	Ratings	(V <sub>SS</sub> =0V)
Supply voltage	V <sub>DD</sub>	-0.5 to 7.0	V
Input voltage*	V <sub>I</sub>	-0.5 to 7.0	V
Input/output voltage*	V <sub>I/O</sub>	-0.5 to V <sub>DD</sub> +0.3	V
Power dissipation	P <sub>D</sub>	1.0	W
Operating temperature	T <sub>opr</sub>	0 to 70	°C
Storage temperature	T <sub>stg</sub>	-65 to 150	°C
Soldering temp. & time	T <sub>sol</sub>	260°C, 10s (at lead)	—

\* V<sub>I</sub>, V<sub>I/O</sub> = -1.0V when pulse width is 50 ns**Recommended Operating Conditions**

(Ta=0 to 70°C)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Supply voltage	V <sub>DD</sub>		4.5	5.0	5.5	V
	V <sub>SS</sub>		0	0	0	V
Input voltage	V <sub>IH</sub>		2.2	3.5	V <sub>DD</sub> +0.3	V
	V <sub>IL</sub>		-0.3*	—	0.8	V

\* V<sub>IL</sub>(Min) = -1.0V when pulse width is 50ns**Electrical Characteristics****DC Electrical Characteristics**(V<sub>DD</sub>=5V±10%, V<sub>SS</sub>=0V, Ta=0 to 70°C)

Parameter	Symbol	Conditions	GM76C28-10		GM76C28-12		Unit	
			Min	Typ*	Max	Min		
Input leakage current	I <sub>LI</sub>	V <sub>DD</sub> =5.5V, V <sub>I</sub> =0 to V <sub>DD</sub>	-1	—	1	-1	—	1 μA
Output leakage current	I <sub>LO</sub>	CS=V <sub>IH</sub> , or OE=V <sub>ss</sub> , V <sub>I/O</sub> =0 to V <sub>DD</sub>	-1	—	1	-1	—	1 μA
Operating supply current	I <sub>DDO</sub>	CS=V <sub>IL</sub> , I <sub>I/O</sub> =0mA	—	30	60	—	25	50 mA
Average operating current	I <sub>DDO1</sub>	V <sub>IH</sub> =3.5V, V <sub>IL</sub> =0.6V, I <sub>I/O</sub> =0mA	—	16	—	—	16	— mA
Average operating current	I <sub>DDA</sub>	Min. cycle, duty=100%, I <sub>I/O</sub> =0mA	—	30	60	—	25	50 mA
Standby supply current	I <sub>DDS</sub>	CS=V <sub>IH</sub>	—	1.5	3.0	—	1.5	3.0 mA
	I <sub>DDS1</sub>	CS=V <sub>DD</sub> -0.2V	—	1	50	—	1	50 μA
Output voltage	V <sub>OL</sub>	I <sub>OL</sub> =4.0mA	—	—	0.4	—	—	0.4 V
	V <sub>OH</sub>	I <sub>OH</sub> =-1.0mA	2.4	—	—	2.4	—	— V

\* Typical values are for reference, with V<sub>DD</sub>=5V and Ta=25°C assumed**Terminal Capacitance**

(f=1MHz, Ta=25°C)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Input capacitance	C <sub>I</sub>	V <sub>I</sub> =0V	—	4	6	pF
I/O capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> =0V	—	6	8	pF

**AC Electrical Characteristics****Read Cycle**(V<sub>DD</sub>=5V±10%, V<sub>SS</sub>=0V, Ta=0 to 70°C)

Parameter	Symbol	Conditions	GM76C28-10		GM76C28-12		Unit
			Min	Max	Min	Max	
Read cycle time	t <sub>RC</sub>		100	—	120	—	ns
Address access time	t <sub>ACC</sub>	*1	—	100	—	120	ns
CS access time	t <sub>ACS</sub>		—	100	—	120	ns
CS output setup time	t <sub>CLZ</sub>	*2	10	—	10	—	ns
OE access time	t <sub>OE</sub>	*1	—	55	—	60	ns
OE output setup time	t <sub>OZ</sub>		5	—	10	—	ns
CS output floating	t <sub>CHZ</sub>	*2	0	40	0	40	ns
OE output floating	t <sub>OHZ</sub>		0	40	0	40	ns
Output hold time	t <sub>OH</sub>	*1	10	—	10	—	ns

## Write Cycle

(V<sub>DD</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, Ta = 0 to 70°C)


Parameter	Symbol	Conditions	GM76C28-10		GM76C28-12		Unit
			Min	Max	Min	Max	
Write cycle time	t <sub>WC</sub>	*1	100	—	120	—	ns
Chip select time (CS)	t <sub>CW</sub>		80	—	85	—	ns
Address enable time	t <sub>AW</sub>		80	—	85	—	ns
Address setup time	t <sub>AS</sub>		0	—	0	—	ns
Write pulse width	t <sub>WP</sub>		65	—	70	—	ns
OE output floating	t <sub>OHz</sub>		0	40	0	40	ns
R/W output floating	t <sub>WHz</sub>	*3	0	45	0	50	ns
Input data setup time	t <sub>OW</sub>		45	—	50	—	ns
Address hold time	t <sub>WR</sub>		5	—	5	—	ns
Input data hold time	t <sub>DH</sub>	*1	0	—	0	—	ns
R/W output setup time	t <sub>OW</sub>		5	—	10	—	ns

## \*1 Test conditions.

1. Input pulse level: 0.8V to 2.2V
2. t<sub>r</sub> = t<sub>f</sub> = 10ns
3. Input/output timing reference level: 1.5V
4. Output load: I<sub>OL</sub> + C<sub>L</sub> = 100pF


## \*3 Test conditions.

1. Input pulse level: 0.8V to 2.2V
2. t<sub>r</sub> = t<sub>f</sub> = 10ns
3. Test circuit




- SW is set to the V<sub>DD</sub> side when measuring Hi-z high and high-Hi-z of t<sub>ow</sub> or t<sub>ew</sub>.
- SW is set to the V<sub>SS</sub> side when measuring Hi-z low and low-Hi-z of t<sub>ow</sub> or t<sub>ew</sub>.

## Output turnoff turnoff times





## \*2 Test conditions.

1. Input pulse level: 0.8V to 2.2V
2. t<sub>r</sub> = t<sub>f</sub> = 10ns
3. Test circuit




- Both SW1 and SW2 are closed when measuring t<sub>OHz</sub> or t<sub>WHz</sub>.
- SW1 is open and SW2 is closed when measuring Hi-z-high of t<sub>OHz</sub> or t<sub>WHz</sub>.
- SW1 is closed and SW2 is open when measuring Hi-z-low of t<sub>OHz</sub> or t<sub>WHz</sub>.

## Output turnon turnoff times







## Timing Chart

## ○ Read cycle 1 (OE, CS control, R/W=high)



## ○ Read cycle 2 (R/W control, OE=low, CS=low)






### Data Retention Characteristics with Low Voltage Power Supply

(Ta = 0 to 70°C)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Data retention supply voltage	V <sub>DDR</sub>	CS ≥ V <sub>DDR</sub> - 0.2V	2.0	—	5.5	V
Data retention current	I <sub>DDR</sub>	V <sub>DD</sub> = 3.0V, CS ≥ 2.8V	—	—	25	μA
Chip select data hold time	t <sub>CDR</sub>	Refer to the figure below.	0	—	—	ns
Operation recovery time	t <sub>R</sub>		t <sub>RC</sub> *	—	—	ns

\* trc : read cycle time

#### Data retention timing



Note: When retaining data in standby mode, supply voltage can be lowered within a certain range. Read or write cycle cannot be performed while the supply voltage is low.

### Functions

#### Truth Table

CS	OE	R/W	A0 to A10	DATA I/O	Mode	I <sub>DD</sub>
H	—	—	—	Hi-Z	Unselected	I <sub>DDSS</sub> , I <sub>DDSI</sub>
L	L	H	Stable	Output data	Read	I <sub>DDO</sub>
L	H	L	Stable	Input data	Write	I <sub>DDO</sub>
L	L	L	Stable	Input data	Write	I <sub>DDO</sub>

X : "H" or "L", — : "H", "L" or "Hi-Z"

#### Reading Data

Data can be read out if an address is set while CS and OE are held low, and R/W is held high.

**Writing Data**

There are following three ways of writing data.

- (1) Hold  $\overline{CS}$  low, set the address, and apply a low pulse to R/W.
- (2) Hold R/W low, set the address, and apply a low pulse to  $\overline{CS}$ .
- (3) Set the address, then apply low pulses to both  $\overline{CS}$  and R/W.

In any case, data from the DATA I/O terminal is fetched into the GM76C28<sub>10/12</sub> at the last transition of a section in which both  $\overline{CS}$  and R/W are low. Because the DATA I/O terminal is in high-impedance state when  $\overline{CS}$  or  $\overline{OE}$  is high, or R/W is low, contention of data driver on the bus and memory output is avoided.

**Standby Mode**

When  $\overline{CS}$  is high, GM76C28 is in standby mode and only retains the data. At this time the DATA I/O terminal is in high-impedance state and input of an address, R/W signal, or data is prohibited. When  $\overline{CS}$  is above  $V_{DD}-0.2V$ , current flow within the GM76C28 chip is only that in the high-resistance portion of memory cells and leakage current.

**Characteristics Curves**