

WS27C512F

WAFERSCALE INTEGRATION, INC.

ADVANCE INFORMATION

T=46-13-29

# HIGH SPEED 64K × 8 CMOS EPROM **KEY FEATURES**

- **Fast Access Time** 
  - 70 ns
- Low Power Consumption
  - 75 mW During Power Down
  - 325 mW Active Power

- EPI Processing
  - Latch-Up Immunity Up to 200 mA
- Standard EPROM Pinout
- Bipolar Speeds

# **GENERAL DESCRIPTION**

The WS27C512F is an extremely HIGH PERFORMANCE 512K UV Erasable Electrically Programmable Read Only Memory. It is manufactured in an advanced CMOS technology which allows it to operate at speeds as fast as 70 ns Access Time.

Two major features of the WS27C512F are its Low Power and High Speed. While operating in a TTL environment it consumes only 72 mA while cycling at full speed. Additionally, the WS27C512F can be placed in a standby mode which drops operating current below 2 mA in a TTL environment and 200 μA in a CMOS environment.

The WS27C512F also have exceptional output drive capability. It can source 1 mA and sink 4 mA per output.


The WS27C512F is configured in the standard EPROM pinout which provides an easy upgrade path for systems which are currently using standard EPROMs.

### **MODE SELECTION**

PINS	CE	ŌE/ V <sub>PP</sub>	Vcc	OUTPUTS
Read	VIL	VIL	Vcc	Dout
Output Disable	С	ViH	Vcc	High Z
Standby	ViH	Х	Vcc	High Z
Program	VIL	VPP	Vcc	Din
Program Verify	VIL	VIL	Vcc	Dout
Program Inhibit	ViH	ViH	Vcc	High Z
Signature*	VIL	VIL	Vcc	Encoded Data

X can be either VIL or VIH.

#### PIN CONFIGURATION



# PRODUCT SELECTION GUIDE

MODOO, OLLLO II GI GI GI					
PARAMETER	WS27C512F-70	WS27C512F-90			
Address Access Time (Max)	70 ns	90 ns			
Chip Select Time (Max)	70 ns	90 ns			
Output Enable Time (Max)	25 ns	30 ns			

<sup>\*</sup>For Signature,  $A_g = 12V$ ,  $A_O$  is toggled, and all other address are at TTL low. Ao = VIL = MFGR 23H, Ao = VIH = DEVICE AAH.

# **ABSOLUTE MAXIMUM RATINGS\***

 Storage Temperature
 -65° C to +150° C

 Voltage on any pin with
 -0.6V to +7V

 VPP with respect to GND
 -0.6V to +13.0V

 ESD Protection
 >2000V

## **OPERATING RANGE**

Range	Temperature	<b>V</b> cc		
Comm'l.	0° to +70° C	+5V ± 5%		
Military	-55° to +125°C	+5V ± 10%		

\*Notice: Stresses above those listed here may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

# DC READ CHARACTERISTICS Over Operating Range with VPP=VCC.


SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNITS	
Vol	Output Low Voltage	I <sub>OL</sub> = 4 mA		0.4	V	
Voн	Output High Voltage	$I_{OH} = -1 \text{ mA}$	2.4		V	
ISB1	Vcc Standby Current CMOS	CE=V <sub>CC</sub> ± 0.3V. Note 1			200	μΑ
ISB2	Vcc Standby Current TTL	CE=V <sub>IH.</sub> Note 2			2	mA
lcc1	Icc1 Vcc Active Current (CMOS)	Notes 1 and 3	Comm'l.		30	mA
1001	vcc Active Carrent (CMOS)	TVOICES 1 AND 3	Military		40	mA
lcc2	Icc2 Vcc Active Current (TTL)	Notes 2 and 3	Comm'l.		35	mA
1002		Military			45	mA
lpp	VPP Supply Current	V <sub>PP</sub> =V <sub>CC</sub>			100	μА
V <sub>PP</sub>	VPP Read Voltage			Vcc-0.4	Vcc	V
i,	Input Load Current	V <sub>IN</sub> =5.5V or Gnd		-10	10	μА
lLO	Output Leakage Current	Vout=5.5V or Gnd.		-10	10	μΑ

NOTES: 1) CMOS inputs: GND  $\pm$  0.3V or V<sub>CC</sub>  $\pm$  0.3V. 3) A.C. Power component adds 3 mA/MHz. 2) TTL inputs: V<sub>IL</sub>  $\leq$  0.8V, V<sub>IH</sub>  $\geq$  2.0V.


# AC READ CHARACTERISTICS Over Operating Range with $V_{PP} = V_{CC}$ .

PARAMETER		WS27C512F-70		WS27C512F-90				
	SYMBOL	MIN	MAX	MIN	MAX	UNITS		
Address to Output Delay	tacc		70		90			
CE to Output Delay	tce		70		90			
OE to Output Delay	toe		25		30	ns		
Output Disable to Output Float	tDF		25		30			
Address to Output Hold	toн	0		0				

# AC READ TIMING DIAGRAM



TEST LOAD (High Impedance Systems)



### TIMING LEVELS

Input Levels: 0.4 and 2.4V Reference Levels: 0.8 and 2.0V

# PROGRAMMING INFORMATION

T-46-13-29

**DC CHARACTERISTICS** ( $T_A$  = 25 ± 5°C,  $V_{CC}$  = 5.5V ± 5%,  $V_{PP}$  = 12.5 ± 0.5V)

PARAMETER	SYMBOL	MIN	MAX	UNIT
Input Leakage Current (Vin = Vcc or Gnd)	ſĿı	~10	10	μΑ
Vcc Supply Current During Programming Pulse (CE = PGM = V <sub>IL</sub> )	lcc		60	mA
V <sub>CC</sub> Supply Current (Note 3)	lcc		25	mA
Input Low Level	VIL	-0.1	0.8	V
Input High Level	ViH	2.0	Vcc + 0.3	٧
Output Low Voltage During Verify (I <sub>OL</sub> = 4 mA)	Vol		0.45	V
Output High Voltage During Verify (I <sub>OH</sub> = -1 mA)	Voн	2.4		V




NOTES: 4) V<sub>CC</sub> must be applied either coincidentally or before V<sub>PP</sub> and removed either coincidentally or after V<sub>PP</sub>.
5) V<sub>PP</sub> must not be greater than 14 volts including overshoot. During CE = PGM = V<sub>IL</sub>, V<sub>PP</sub> must not be switched from 5 volts to 12.5 volts or vice-versa.
6) During power up the PGM pin must be brought high (≥V<sub>IH</sub>) either coincident with or before power is applied to V<sub>PP</sub>.

# AC CHARACTERISTICS ( $T_A$ = 25 ± 5°C, $V_{CC}$ = 5.5V ± 5%, $V_{PP}$ = 12.5 ± 0.5V)

PARAMETER	SYMBOL	MiN	TYP	MAX	UNIT
Address Setup Time	t <sub>AS</sub>	2			μS
V <sub>PP</sub> Hold Time	t <sub>VH</sub>	2			μS
Data Setup Time	tos	2			μS
Address Hold Time	t <sub>AH</sub>	0			μS
Data Hold Time	t <sub>OH</sub>	2			μS
Chip Disable to Output Float Delay	t <sub>DF</sub>	0		70	ns
Data Valid From Chip Enable	t <sub>CE</sub>			70	ns
V <sub>PP</sub> Setup Time	t <sub>VS</sub>	2			μS
PGM Pulse Width	t <sub>PW</sub>	1	35		ms

NOTES: 7. A single shot programming algorithm should use one 10 ms pulse.

# PROGRAMMING WAVEFORM



# T-46-13-29

#### **PROGRAMMING**

Upon delivery from WaferScale Integration, Inc. or after each erasure (see Erasure section), the WS27C512F has all 65,536×8 bits in the "1," or high state. "0's" are loaded into the WS27C512F through the procedure of programming.

The programming mode is entered when +13.5V is applied to the OE/V<sub>PP</sub> pin and CE/PGM is taken to V<sub>IL</sub>. During Programming, CE/PGM is kept at V<sub>IL</sub>. A 0.1 μF capacitor between V<sub>PP</sub> and GND is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. 8-bit patterns are placed on the respective data output pins. The voltage levels should be standard TTL levels.

#### **ERASURE**

In order to clear all locations of their programmed contents, it is necessary to expose the WS27C512F to an ultra-violet light source. A dosage of 15W second/cm<sup>2</sup> is required to completely erase a WS27C512F. This dosage can be obtained by exposure to an ultra-violet lamp with wavelength of 2537 Angstroms (Å) with intensity of 12000µ W/cm² for 20 minutes. The WS27C512F should be about one inch from the source and all filters should be removed from the UV light source prior to

It is important to note that the WS27C512F and similar devices will erase with light sources having wavelengths shorter than 4000Å. Although erasure times will be much longer than with UV sources at 2537Å, the exposure to fluorescent light and sunlight will eventually erase the WS27C512F and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

# **PROGRAMMERS**

Data I/O Unipak 2B; WSI's MagicPro™ IBM PC Compatible Engineering Programmer.

# **ORDERING INFORMATION**

PART NUMBER	SPEED (ns)	PACKAGE TYPE	PACKAGE DRAWING	OPERATING TEMPERATURE RANGE	WSI MANUFACTURING PROCEDURE
WS27C512F-70C WS27C512F-70D WS27C512F-90C WS27C512F-90CM WS27C512F-90CMB WS27C512F-90D WS27C512F-90DM WS27C512F-90DMB	70 70 90 90 90 90 90	32 Pad CLLCC 28 Pin CERDIP, 0.6" 32 Pad CLLCC 32 pad CLLCC 32 Pad CLLCC 28 Pin CERDIP, 0.6" 28 Pin CERDIP, 0.6" 28 Pin CERDIP, 0.6"	C2 D2 C2 C2 C2 D2 D2	Comm'l Comm'l Comm'l Military Military Comm'l Military Military	Standard Standard Standard Standard MIL-STD-883C Standard Standard MIL-STD-883C