

# 2142

## 1024 X 4 BIT STATIC RAM

RAM

	2142-2	2142-3	2142	2142L2	2142L3	2142L
Max. Access Time (ns)	200	300	450	200	300	450
Max. Power Dissipation (mw)	525	525	525	370	370	370

**■ High Density 20 Pin Package**

**■ Access Time Selections From 200-450ns**

**■ Identical Cycle and Access Times**

**■ Low Operating Power Dissipation  
.1mW/Bit Typical**

**■ Single +5V Supply**

**■ No Clock or Timing Strobe Required**

**■ Completely Static Memory**

**■ Directly TTL Compatible: All Inputs  
and Outputs**

**■ Common Data Input and Output Using  
Three-State Outputs**


The Intel® 2142 is a 4096-bit static Random Access Memory organized as 1024 words by 4-bits using N-channel Silicon-Gate MOS technology. It uses fully DC stable (static) circuitry throughout — in both the array and the decoding — and therefore requires no clocks or refreshing to operate. Data access is particularly simple since address setup times are not required. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The 2142 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply.

The 2142 is placed in a 20-pin package. Two Chip Selects ( $\overline{CS}_1$  and  $CS_2$ ) are provided for easy and flexible selection of individual packages when outputs are OR-tied. An Output Disable is included for direct control of the output buffers.

The 2142 is fabricated with Intel's N-channel Silicon-Gate technology — a technology providing excellent protection against contamination permitting the use of low cost plastic packaging.


PIN CONFIGURATION      LOGIC SYMBOL



PIN NAMES

A <sub>0</sub> -A <sub>9</sub>	ADDRESS INPUTS	OD	OUTPUT DISABLE
WE	WRITE ENABLE	V <sub>CC</sub>	POWER (+5V)
CS <sub>1</sub> , CS <sub>2</sub>	CHIP SELECT	GND	GROUND
I/O <sub>1</sub> -I/O <sub>4</sub>	DATA INPUT/OUTPUT		

BLOCK DIAGRAM



○ = PIN NUMBERS

**ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias .....	-10°C to 80°C
Storage Temperature .....	-65°C to +150°C
Voltage on Any Pin With Respect to Ground .....	-0.5V to +7V
Power Dissipation .....	1.0W
D.C. Output Current .....	10mA

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**D.C. AND OPERATING CHARACTERISTICS**

T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = 5V ± 5%, unless otherwise noted.

SYMBOL	PARAMETER	2142-2, 2142-3, 2142 Min. Typ. <sup>[1]</sup> Max.	2142L2, 2142L3, 2142L Min. Typ. <sup>[1]</sup> Max.	UNIT	CONDITIONS	
I <sub>LI</sub>	Input Load Current (All Input Pins)	10	10	µA	V <sub>IN</sub> = 0 to 5.25V	
I <sub>I/O</sub>	I/O Leakage Current	10	10	µA	$\overline{CS} = 2.4V$ , V <sub>I/O</sub> = 0.4V to V <sub>CC</sub>	
I <sub>CC1</sub>	Power Supply Current	80 95	65	mA	V <sub>IN</sub> = 5.25V, I <sub>I/O</sub> = 0 mA, T <sub>A</sub> = 25°C	
I <sub>CC2</sub>	Power Supply Current	100	70	mA	V <sub>IN</sub> = 5.25V, I <sub>I/O</sub> = 0 mA, T <sub>A</sub> = 0°C	
V <sub>IL</sub>	Input Low Voltage	-0.5	0.8	-0.5	0.8	V
V <sub>IH</sub>	Input High Voltage	2.0	6.0	2.0	6.0	V
I <sub>OL</sub>	Output Low Current	2.1 6.0	2.1 6.0	mA	V <sub>OL</sub> = 0.4V	
I <sub>OH</sub>	Output High Current	-1.0 -1.4	-1.0 -1.4	mA	V <sub>OH</sub> = 2.4V	
I <sub>OS</sub> <sup>[2]</sup>	Output Short Circuit Current	40	40	mA	V <sub>I/O</sub> = GND to V <sub>CC</sub>	

NOTE: 1. Typical values are for T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5.0V.

2. Duration not to exceed 30 seconds.

**CAPACITANCE**

T<sub>A</sub> = 25°C, f = 1.0 MHz

SYMBOL	TEST	MAX	UNIT	CONDITIONS
C <sub>I/O</sub>	Input/Output Capacitance	5	pF	V <sub>I/O</sub> = OV
C <sub>IN</sub>	Input Capacitance	5	pF	V <sub>IN</sub> = OV

NOTE: This parameter is periodically sampled and not 100% tested.

**A.C. CONDITIONS OF TEST**

Input Pulse Levels .....	0.8 Volt to 2.4 Volt
Input Rise and Fall Times .....	10 nsec
Input and Output Timing Levels .....	1.5 Volts
Output Load .....	1 TTL Gate and C <sub>L</sub> = 100 pF

# 2142 FAMILY

**A.C. CHARACTERISTICS**  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise noted.

## READ CYCLE [1]

SYMBOL	PARAMETER	2142-2, 2142L2 Min. Max.	2142-3, 2142L3 Min. Max.	2142, 2142L Min. Max.	UNIT
$t_{RC}$	Read Cycle Time	200	300	450	ns
$t_A$	Access Time	200	300	450	ns
$t_{OD}$	Output Enable to Output Valid	70	100	120	ns
$t_{ODX}$	Output Enable to Output Active	20	20	20	ns
$t_{CO}$	Chip Selection to Output Valid	70	100	120	ns
$t_{CX}$	Chip Selection to Output Active	20	20	20	ns
$t_{OTD}$	Output 3-state from Disable	60	80	100	ns
$t_{OHA}$	Output Hold from Address Change	50	50	50	ns

RAM

## WRITE CYCLE [2]


SYMBOL	PARAMETER	2142-2, 2142L2 Min. Max.	2142-3, 2142L3 Min. Max.	2142, 2142L Min. Max.	UNIT
$t_{WC}$	Write Cycle Time	200	300	450	ns
$t_W$	Write Time	120	150	200	ns
$t_{WR}$	Write Release Time	0	0	0	ns
$t_{OTD}$	Output 3-state from Disable	60	80	100	ns
$t_{DW}$	Data to Write Time Overlap	120	150	200	ns
$t_{DH}$	Data Hold From Write Time	0	0	0	ns

### NOTES:


1. A Read occurs during the overlap of a low  $\overline{CS}$  and a high  $\overline{WE}$ .
2. A Write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$ .

## WAVEFORMS

### READ CYCLE <sup>(3)</sup>



### WRITE CYCLE



### NOTES:

- (3) WE is high for a Read Cycle.
- (4) WE must be high during all address transitions.

## TYPICAL D.C. AND A.C. CHARACTERISTICS

