

TOSHIBA MOS MEMORY PRODUCTS

2,048 WORD X 8 BIT STATIC RAM **TMM2015BP-90, TMM2015BP-12**
SILICON MONOLITHIC
N-CHANNEL SILICON GATE MOS PROCESS
TMM2015BP-10, TMM2015BP-15

DESCRIPTION

The TMM2015BP is a 16, 384 bits high speed and low power static random access memory organized as 2, 048 words by 8 bits and operates from a single 5V supply. Toshiba's high performance device technology provides both high speed and low power features with a maximum access time of 90ns/ 100ns/120ns/150ns and maximum operating current of 50mA. When CS is a logical high, the device

is placed in a low power standby mode in which maximum standby current is 5mA. Thus the TMM2015BP is most suitable for use in microcomputer peripheral memory where the low power applications are required. The TMM2015BP is fabricated with ion implanted N channel silicon gate MOS technology for high performance and high reliability.

FEATURES


- Access Time and Current

Parameter Part Number	Access Time (Max.)	Operating Current (Max.)	Standby Current (Max.)
TMM2015BP-90	90ns	50mA	5mA
TMM2015BP-10	100ns	50mA	5mA
TMM2015BP-12	120ns	50mA	5mA
TMM2015BP-15	150ns	50mA	5mA

- High Density Assembly Capability:
0.3 inch width package (24pin plastic DIP)

- Single 5V power Supply
- Fully Static Operation
- Power Down Feature: CS
- Output Buffer Control: OE
- Three State Outputs
- All Inputs and Outputs: Directly TTL Compatible
- Inputs Protected: All inputs have protection against static charge.


PIN CONNECTION



PIN NAMES

A ₀ ~A ₃	Column Address Inputs
A ₄ ~A ₁₀	Row Address Inputs
CS	Chip Select Input
WE	Write Enable Input
I/O ₁ ~I/O ₈	Data Input/Output
OE	Output Enable Input
Vcc	Power (5V)
GND	Ground

BLOCK DIAGRAM



TMM2015BP-90, TMM2015BP-12 TMM2015BP-10, TMM2015BP-15

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V_{CC}	Power Supply Voltage	-0.5~7.0	V
V_{IN}, V_{OUT}	Input/Output Voltage	-0.5~7.0	V
T_{OPR}	Operating Temperature	0~70	°C
T_{STG}	Storage Terperature	-55~150	°C
T_{SOLDER}	Soldering Temperature · Time	260 · 10	°C·sec
P_D	Power Dissipation ($T_a = 70^\circ\text{C}$)	0.7	W

* -3.0V at Pulse width 50ns

D. C. RECOMMENDED OPERATING CONDITIONS (Ta=0~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{IH}	Input High Vovtage	2.0	—	$V_{CC} + 1.0$	V
V_{IL}	Input Low Voltage	-0.5**	—	0.8	V
V_{CC}	Power Supply Voltage	4.5	5.0	5.5	V

** -3.0V at Pulse width 50ns

D. C. CHARACTERISTICS (Ta=0~70°C, $V_{CC}=5\text{V}\pm 10\%$)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{IL}	Input Leakage Current	$V_{IN}=0\text{V}\sim 5.5\text{V}$	-10	—	10	μA
V_{OH}	Output High Voltage	$I_{OUT}=-1.0\text{mA}$	2.4	—	—	V
V_{OL}	Output Low Voltage	$I_{OUT}=4.0\text{mA}$	—	—	0.4	V
I_{LO}	Output Leakage Current	$CS=V_{IH}$ or $WE=V_{IL}$ or $OE=V_{IH}$, $V_{OUT}=0\text{V}\sim 5.5\text{V}$	-10	—	10	μA
I_{SBP}	Peak Power-on Current	$CS=V_{CC}$, $I_{OUT}=0\text{mA}$	—	—	10	mA
I_{SB}	Standby Current	$CS=V_{IH}$, $I_{OUT}=0\text{mA}$	—	—	5	mA
I_{CC}	Operating Current	$CS=V_{IL}$, $I_{OUT}=0\text{mA}$	—	—	50	mA

CAPACITANCE*** (Ta=25°C, f=1.0 MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN}=0\text{V}$	5	pF
C_{OUT}	Output Capacitance	$V_{IN}=0\text{V}$	10	pF

*** Note : This parameter is periodically sampled and is not 100% tested.

TMM2015BP-90, TMM2015BP-12 TMM2015BP-10, TMM2015BP-15

A. C. CHARACTERISTICS (Ta=0~70°C, Vcc=5V±10%)

Read Cycle

SYMBOL	PARAMETER	TMM2015BP-90		TMM2015BP-10		TMM2015BP-12		TMM2015BP-15		UNIT ns
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	90	—	100	—	120	—	150	—	
t _{ACC}	Address Access Time	—	90	—	100	—	120	—	150	
t _{CS}	Chip Select Access Time	—	90	—	100	—	120	—	150	
t _{OE}	Output Enable Time	—	35	—	35	—	50	—	55	
t _{ODH}	Output Data Hold Time from Address Change	10	—	10	—	10	—	10	—	
t _{CLZ}	CS to Output in Low-Z	15	—	15	—	15	—	15	—	
t _{CHZ}	CS to Output in High-Z	—	40	—	40	—	40	—	55	
t _{OLZ}	OE to Output in Low-Z	5	—	5	—	5	—	5	—	
t _{OHZ}	OE to Output in High-Z	—	35	—	35	—	35	—	50	
t _{PU}	Chip Selection to power Up Time	0	—	0	—	0	—	0	—	
t _{PD}	Chip Deselection to Power Down Time	—	50	—	50	—	60	—	60	

Write Cycle

SYMBOL	PARAMETER	TMM2015BP-90		TMM2015BP-10		TMM2015BP-12		TMM2015BP-15		UNIT ns
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	90	—	100	—	120	—	150	—	
t _{CW}	Chip Selection to End of Write	60	—	70	—	85	—	100	—	
t _{AS}	Address Set Up Time	20	—	20	—	20	—	20	—	
t _{WP}	Write Pulse Width	55	—	65	—	80	—	100	—	
t _{WR}	Write Recovery Time	0	—	0	—	0	—	0	—	
t _{DS}	Data Set Up Time	30	—	35	—	45	—	50	—	
t _{DH}	Data Hold Time	0	—	0	—	0	—	0	—	
t _{WLZ}	WE to Output in Low-Z	5	—	5	—	5	—	5	—	
t _{WHZ}	WE to Output in High-Z	—	25	—	30	—	35	—	50	


A. C. TEST CONDITIONS

Input Pulse Levels	0~3.5V
Input Rise and Fall Time	10ns
Input and Output Timing Reference Levels	1.5V
Output Load	1 TTL Gate & C _L =100pF


TMM2015BP-90, TMM2015BP-12 TMM2015BP-10, TMM2015BP-15

TIMING WAVEFORMS


- (A) READ CYCLE [1] (1)



- (B) READ CYCLE [2] (1), (2)




- (C) WRITE CYCLE [1] (3)



TMM2015BP-90, TMM2015BP-12 TMM2015BP-10, TMM2015BP-15

- (D) WRITE CYCLE (2) (3)



NOTES:

- (1) The \overline{WE} is high for read cycle.
Device is continuously selected, $\overline{CS} = V_{IL}$ in read cycle. (1)
- (2) All addresses are valid prior to or simultaneously with \overline{CS} transitions.
- (3) A write occurs during the overlap of low \overline{CS} and low \overline{WE} .
The t_{CW} is specified as the time from the chip selection to end of write in write cycle, and the t_{WP} is specified as the overlap time of low \overline{CS} and low \overline{WE} .
 OE is allowed to be low or high level in write cycle.
If the OE is high, the output buffers remain in a high impedance state in this period.
- (4) If the \overline{CS} low transition occurs simultaneously with or latter to the \overline{WE} low transition, the output buffers remain in a high impedance state in this period.
- (5) If the \overline{CS} high transition occurs simultaneously with \overline{WE} high transition, the output buffers remain in a high impedance state in this period.

These parameters are specified as follows and measured by using the load shown in Fig. 1.

(A) $t_{CLZ}, t_{OLZ}, t_{WLZ}$ Output Enable Time

(B) $t_{CHZ}, t_{OHZ}, t_{WHZ}$ Output Disable Time





Fig. 1 Output load condition for enable disable time measurement.

TMM2015BP-90, TMM2015BP-12 TMM2015BP-10, TMM2015BP-15

OUTLINE DRAWINGS

Unit: mm



NOTES : Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect to No.1 and No.24 leads.

Note : Toshiba does not assume any responsibility for use of any circuitry described ; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

©Aug., 1985 Toshiba Corporation